

SPECS: A Lightweight Runtime Mechanism for Protecting Software from Security-Critical Processor Bugs

Matthew Hicks, Michigan Cynthia Sturton, UNC Samuel T. King, Twitter Jonathan M. Smith, UPenn

Architectural success leads to increased complexity



Architectural success leads to increased complexity




2012

1,400M Transistors

1985

.3M Transistors

Increased complexity leads to more bugs






4 years 136 errata 3 bugs/month




Processor bugs are permanent and powerful





Adapted by Intel IT Center from Genevieve Bell's IDF 2013 Keynote Address

Hardware-only approaches are expensive, while software-only approaches are limited



Hardware-only approaches are expensive, while software-only approaches are limited









Hardware-only approaches are expensive, while software-only approaches are limited





SPECS is targeted hardware that provides ad hoc introspection points to recovery/ repair software











Analyze commercial processor errata to quantify the magnitude of the problem

Athlon

Athlon X2

Athlon Neo

Athlon Neo X2

Athlon 64

Athlon 64 FX

Athlon 64 X2

Opteron

Opteron Dual-Core

Sempron

Sempron Dual-Core

Turion 64

Turion 64 X2

Turion Neo X2

Phenom II X3

Phenom II X4

Phenom II X6

Phenom II XLT

Phenom II Dual-Core

Phenom II Triple-Core

Phenom II Quad-Core

Sempron X2

Sempron Mobile

Turion II Dual-Core Mobile

Turion II Ultra Dual-Core Mobile

Turion II Neo Dual-Core Mobile

V-Series

V-Series Dual-Core

Athlon X2 Dual-Core

Sempron X2 Dual-Core

Turion X2 Dual-Core Mobile

Turion X2 Ultra Dual-Core Mobile

A-Series Mobile APU

E2-Series Mobile APU

A-Series APU

E2-Series APU

Athlon II X2 Dual-Core

Athlon II X4 Quad-Core

C-Series

C-Series Dual-Core

E-Series Dual-Core

E-Series

E-Series Dual-Core

G-Series

G-Series Dual-Core

Z-Series Dual-Core

FX-Series

Opteron 3200 Series

Opteron 3300 Series

Opteron 4200 Series

Opteron 4300 Series

Opteron 6200 Series

Opteron 6300 Series

R-Series APU

R-Series

FirePro APU

Athlon Dual-Core

Athlon Quad-Core

E-Series Mobile APU


G-Series Mobile APU

G-Series SoC

Opteron X1100 Series

Opteron X2100 Series APU

Security-critical errata impact privileged state or events




General Bug




Security-Critical Bug

Security-critical errata exist in all inspected processors




Security-critical errata come from five effectsbased classes



SPECS protects security-critical processor state


Software



- 9% errata are security-critical
- All processors afflicted
- Come from 1 of 5 effects-based classes

SPECS protects security-critical processor state

Software




- 9% errata are security-critical
- All processors afflicted
- Come from 1 of 5 effects-based classes

Observation

1. Security-critical processor state is updated in a few, simple ways

SPECS protects security-critical processor state

Software



- 9% errata are security-critical
- All processors afflicted
- Come from 1 of 5 effects-based classes


Observation

1. Security-critical processor state is updated in a few, simple ways

Implication

1. Security-critical state checkers are simple

SPECS dynamically verifies ISA state updates




Observations

- 1. Security-critical processor state is updated in a few, simple ways
- 2. ISA-level state provides enough information for accurate detection

Implications

1. Security-critical state checkers are simple

SPECS dynamically verifies ISA state updates




Observations

- 1. Security-critical processor state is updated in a few, simple ways
- 2. ISA-level state provides enough information for accurate detection

Implications

- 1. Security-critical state checkers are simple
- Security-critical state checkers are understandable and portable

SPECS invariants are a composition of simple assertions on ISA-level state



Example SPECS invariant

- No privilege escalation
 - If the processor goes from user to supervisor mode,
 then it must be due to a reset or exception/interrupt

```
// on reset?
on_edge(PRIV == SUPER, RST == 1) &

// on exception/interrupt?
(on_edge(PRIV == SUPER, PC & 0xFF == 0) |
on_edge(PRIV == SUPER, PC & 0xFFFFF000 == 0))
```

SPECS Invariants


- 1. Execution privilege matches page privilege
- 2. SPR = GPR in register move instructions
- 3. Updates to exception registers make sense
- 4. Destination matches the target
- 5. Memory value in = register value out
- 6. Register value in = memory value out
- 7. Memory address = effective address
- 8. Privilege escalates correctly
- 9. Privilege de-escalates correctly
- 10. Jumps update the PC correctly
- 11. Jumps update the LR correctly
- 12. Instruction is in a valid format
- 13. Continuous control flow
- 14. Exception return updates state correctly
- 15. Register change implies that it is the instruction target
- 16. SR is not written to a GPR in user mode
- 17. Interrupt/exception implies handled
- 18. Instruction not changed in the pipeline


SPECS Invariants


- 1. Execution privilege matches page privilege
- SPR = GPR in register move instructions
- 3. Updates to exception registers make sense
- 4. Destination matches the target
- 5. Memory value in = register value out
- 6. Register value in = memory value out
- 7. Memory address = effective address
- 8. Privilege escalates correctly
- Privilege de-escalates correctly
- 10. Jumps update the PC correctly
- 11. Jumps update the LR correctly
- 12. Instruction is in a valid format
- 13. Continuous control flow
- 14. Exception return updates state correctly
- 15. Register change implies that it is the instruction target
- 16. SR is not written to a GPR in user mode
- 17. Interrupt/exception implies handled
- 18. Instruction not changed in the pipeline


SPECS Invariants


- Execution privilege matches page privilege
- 2. SPR = GPR in register move instructions
- 3. Updates to exception registers make sense
- 4. Destination matches the target
- 5. Memory value in = register value out
- 6. Register value in = memory value out
- 7. Memory address = effective address
- 8. Privilege escalates correctly
- Privilege de-escalates correctly
- 10. Jumps update the PC correctly
- 11. Jumps update the LR correctly
- 12. Instruction is in a valid format
- 13. Continuous control flow
- 14. Exception return updates state correctly
- 15. Register change implies that it is the instruction target
- 16. SR is not written to a GPR in user mode
- 17. Interrupt/exception implies handled
- 18. Instruction not changed in the pipeline














Design Challenges


 How to prevent bugs from altering ISA-level state in the event of a detection

 How to ensure that SPECS has a consistent view of ISA-level state

 What is the tradeoff between using only ISAlevel state and detection precision

We evaluate SPECS using errata-based attacks

Bug ID	Synopsis	Class
1	Privilege escalation by direct access	IU
2	Privilege escalation by exception	IU
3	Privilege anti-de-escalation	IU
4	Register target redirection	IU
5	Register source redirection	IU
6	ROP by early kernel exit	IU
7	Disable interrupts by SR contamination	IU
8	EEAR contamination	IU
9	EPCR contamination on exception entry (from PC)	IU
10	EPCR contamination on exception exit (to PC)	IU
11	Code injection into kernel	EI
12	Selective function skip	EI
13	Register source redirection	IR
14	Disable interrupts via micro arch	XR



SPECS is effective

Bug ID	Synopsis	Class	Detected
1	Privilege escalation by direct access	IU	√
2	Privilege escalation by exception	IU	\checkmark
3	Privilege anti-de-escalation	IU	✓
4	Register target redirection	IU	\checkmark
5	Register source redirection	IU	\checkmark
6	ROP by early kernel exit	IU	√ +
7	Disable interrupts by SR contamination	IU	\checkmark
8	EEAR contamination	IU	\checkmark
9	EPCR contamination on exception entry (from PC)	IU	\checkmark
10	EPCR contamination on exception exit (to PC)	IU	\checkmark
11	Code injection into kernel	EI	√
12	Selective function skip	EI	√ +
13	Register source redirection	IR	✓
14	Disable interrupts via micro arch	XR	✓

SPECS is effective

Bug ID	Synopsis	Class	Detected
1	Privilege escalation by direct access	IU	√
2	Privilege escalation by exception	IU	√
	Privilege anti-de-escalation	IU	✓
4	Register target redirection	IU	√
5	Register source redirection	IU	✓
6	ROP by early kernel exit	IU	√ +
	Disable interrupts by SR contamination	IU	√
	EEAR contamination	IU	√
	EPCR contamination on exception entry (from PC)	IU	V
10	EPCR contamination on exception exit (to PC)	IU	✓
11	Code injection into kernel	EI	√
12	Selective function skip	EI	√ +
13	Register source redirection	IR	√
14	Disable interrupts via micro arch	XR	√


Bug ID	Synopsis	Class	Detected	Pre-recovery Cleanup
1	Privilege escalation by direct access	IU	✓	Correction
2	Privilege escalation by exception	IU	\checkmark	Correction
3	Privilege anti-de-escalation	IU	\checkmark	Correction
4	Register target redirection	IU	\checkmark	Correction
5	Register source redirection	IU	\checkmark	None
6	ROP by early kernel exit	IU	√ +	Backtrack
7	Disable interrupts by SR contamination	IU	\checkmark	None
8	EEAR contamination	IU	\checkmark	Correction
9	EPCR contamination on exception entry (from PC)	IU	\checkmark	Correction
10	EPCR contamination on exception exit (to PC)	IU	\checkmark	None
11	Code injection into kernel	EI	✓	Backtrack
12	Selective function skip	EI	√+	Backtrack
13	Register source redirection	IR	✓	None
14	Disable interrupts via micro arch	XR	✓	Backtrack

Bug ID	Synopsis	Class	Detected	Pre-recovery Cleanup
1	Privilege escalation by direct access	IU	V	Correction
2	Privilege escalation by exception	IU	✓	Correction
	Privilege anti-de-escalation	IU	✓	Correction
4	Register target redirection	IU	✓	Correction
5	Register source redirection	IU	\checkmark	None
6	ROP by early kernel exit	IU	√+	Backtrack
7	Disable interrupts by SR contamination	IU	\checkmark	None
	EEAR contamination	IU	√	Correction
9	EPCR contamination on exception entry (from PC)	IU	✓	Correction
10	EPCR contamination on exception exit (to PC)	IU	\checkmark	None
11	Code injection into kernel	EI	√	Backtrack
12	Selective function skip	EI	√+	Backtrack
13	Register source redirection	IR	✓	None
14	Disable interrupts via micro arch	XR	√	Backtrack


Bug ID	Synopsis	Class	Detected	Pre-recovery Cleanup
1	Privilege escalation by direct access	IU	✓	Correction
2	Privilege escalation by exception	IU	\checkmark	Correction
3	Privilege anti-de-escalation	IU	\checkmark	Correction
4	Register target redirection	IU	\checkmark	Correction
5	Register source redirection	IU	✓	None
6	ROP by early kernel exit	IU	√+	Backtrack
	Disable interrupts by SR contamination	IU	✓	None
8	EEAR contamination	IU	\checkmark	Correction
9	EPCR contamination on exception entry (from PC)	IU	\checkmark	Correction
10	EPCR contamination on exception exit (to PC)	IU	✓	None
11	Code injection into kernel	EI	√	Backtrack
12	Selective function skip	EI	√+	Backtrack
13	Register source redirection	IR	V	None
14	Disable interrupts via micro arch	XR	√	Backtrack

Bug ID	Synopsis	Class	Detected	Pre-recovery Cleanup
1	Privilege escalation by direct access	IU	√	Correction
2	Privilege escalation by exception	IU	√	Correction
	Privilege anti-de-escalation	IU	√	Correction
4	Register target redirection	IU	\checkmark	Correction
5	Register source redirection	IU	✓	None
6	ROP by early kernel exit	IU	√+	Backtrack
	Disable interrupts by SR contamination	IU	√	None
	EEAR contamination	IU	√	Correction
9	EPCR contamination on exception entry (from PC)	IU	√	Correction
10	EPCR contamination on exception exit (to PC)	IU	V	None
11	Code injection into kernel	EI	\checkmark	Backtrack
12	Selective function skip	EI	√+	Backtrack
13	Register source redirection	IR	√	None
14	Disable interrupts via micro arch	XR	\checkmark	Backtrack

SPECS is efficient



more in the paper...



Targeted hardware detectors plus software is an effective and efficient approach for handling processor bugs

...but we still need reprogrammability to handle gaps in coverage

https://github.com/impedimentToProgress/specs