

Verifying Chisel Circuits

Kevin Laeufer < laeufer@berkeley.edu>

Chisel Introduction

What is Chisel?

- Hardware Construction Language Embedded in Scala
- Allows you to write a Scala program that generates the description of a synchronous digital circuit
- Similar to a perl script that generates Verilog, but much better error reporting, auto-complete and well defined semantics
- not HLS, every state element is explicitly created by the designer

```
class Inverter extends Module {
val in = IO(Input(Bool()))
 val out = IO(Output(Bool()))
val\ hold = IO(Input(Bool()))
 val delay = Reg(Bool())
 when(!hold) {
   delay := !in
 out := delay
```

Chisel module

```
class Inverter extends Module
val in = IO(Input(Bool()))
 val out = IO(Output(Bool()))
 val\ hold = IO(Input(Bool()))
 val delay = Reg(Bool())
 when(!hold) {
   delay := !in
 out := delay
```



```
class Inverter extends Module 🖊
val in = IO(Input(Bool())
 val out = IO(Output(Bool()))
 val\ hold = IO(Input(Bool()))
 val delay = Reg(Bool())
 when(!hold) {
   delay := !in
 out := delay
```

Chisel module

signal type

Chisel module

```
signal type
class Inverter extends Module 🖊
 val in = IO(Input(Bool()))
                                         signal direction
 val out = IO(Output(Bool()))
 val hold = IO(Input(Bool()))
 val delay = Reg(Bool())
 when(!hold) {
   delay := !in
 out := delay
```

Chisel module

```
signal type
class Inverter extends Module 🖊
 val in = IO(Input(Bool()))
                                          signal direction
 val out = IO(Output(Bool()))
 val\ hold = IO(Input(Bool()))
                                          signal is a port
 val delay = Reg(Bool())
 when(!hold) {
   delay := !in
 out := delay
```

```
Chisel module
                                           signal type
class Inverter extends Module 🖈
 val in = IO(Input(Bool()))
                                           signal direction
 val out = IO(Output(Bool()))
 val\ hold = IO(Input(Bool()))
                                           signal is a port
                                            register with undefined reset value
 val delay = Reg(Bool())
 when(!hold) {
   delay := !in
 out := delay
```

```
Chisel module
                                           signal type
class Inverter extends Module
 val in = IO(Input(Bool()))
                                            signal direction
 val out = IO(Output(Bool()))
 val\ hold = IO(Input(Bool()))
                                           signal is a port
                                            register with undefined reset value
 val delay = Reg(Bool())
 when(!hold)
                                            condition
   delay := !in
 out := delay
```

```
Chisel module
                                            signal type
class Inverter extends Module
 val in = IO(Input(Bool()))
                                            signal direction
 val out = IO(Output(Bool()))
 val\ hold = IO(Input(Bool()))
                                            signal is a port
                                            register with undefined reset value
 val delay = Reg(Bool())
 when(!hold)
                                            condition
   delay := !in ◀
                                                      assign next state
 out := delay
```

```
Chisel module
                                            signal type
class Inverter extends Module
 val in = IO(Input(Bool()))
                                            signal direction
 val out = IO(Output(Bool()))
 val\ hold = IO(Input(Bool()))
                                            signal is a port
                                            register with undefined reset value
 val delay = Reg(Bool())
 when(!hold)
                                            condition
   delay := !in ◀
                                                      assign next state
 out := delay ◀
                                            assign output
```

V

```
class Inverter extends Module {
val in = IO(Input(Bool()))
 val out = IO(Output(Bool()))
val\ hold = IO(Input(Bool()))
 val delay = Reg(Bool())
 when(!hold) {
   delay := !in
 out := delay
```



```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val\ hold = IO(Input(Bool()))
val delay = Reg(Bool())
 when(!hold) {
   delay := !in
 out := delay
```

```
class InverterIO extends Bundle {
  val in = Input(Bool())
  val out = Output(Bool())
  val hold = Input(Bool())
}
```

```
class Inverter extends Module {
val io = IO(new InverterIO)
 val delay = Reg(Bool())
 when(!io.hold) {
   delay := !io.in
 io.out := delay
```

```
class InverterIO extends Bundle {
  val in = Input(Bool())
  val out = Output(Bool())
  val hold = Input(Bool())
}
```



```
class Inverter extends Module {
val io = IO(new InverterIO)
val delay = Reg(Bool())
 when(!io.hold) {
   delay := !io.in
 io.out := delay
```

```
class InverterIO extends Bundle {
  val in = Input(Bool())
  val out = Output(Bool())
  val hold = Input(Bool())
}
```

```
class InvWrap extends Module {
  val io = IO(new InverterIO)
  val inv = Module(new Inverter)
  io <> inv.io
}
```



```
class Inverter extends Module {
  val io = IO(new InverterIO)

  val delay = Reg(Bool())
  when(!io.hold) {
    delay := !io.in
  }
  io.out := delay
}
```

```
class Inverter(ignoreHold: Boolean) extends Module {
  val io = IO(new InverterIO)

  val delay = Reg(Bool())
  when(!io.hold) {
    delay := !io.in
  }
  io.out := delay
}
```



```
class Inverter(ignoreHold: Boolean) extends Module {
  val io = IO(new InverterIO)

  val delay = Reg(Bool())
  when(!io.hold) {
    delay := !io.in
  }
  io.out := delay
}
```



```
class Inverter(ignoreHold: Boolean) extends Module {
                                                             Scala type!
val io = IO(new InverterIO)
 val delay = Reg(Bool())
  if(ignoreHold) {
   delay := !in
  } else {
   when(!hold) {
     delay := !in
 io.out := delay
```



```
class Inverter (ignoreHold: Boolean) extends Module
                                                               Scala type!
 val io = IO(new InverterIO)
 val delay = Reg(Bool())
                                  Scala if/else is evaluated
  if(ignoreHold) {
                                  at generator runtime!
   delay := !in
  } else {
   when(!hold)
     delay := !in
 io.out := delay
```



```
class Inverter (ignoreHold: Boolean) extends Module
                                                                  Scala type!
 val io = IO(new InverterIO)
 val delay = Reg(Bool())
  if(ignoreHold) {
                                   Scala if/else is evaluated
                                   at generator runtime!
   delay := !in
  } else {
   when(!hold)
                                   Chisel when becomes part
     delay := !in
                                   of the circuit!
 io.out := delay
```

What is Chisel? - Advantages

- write **Reg** to get a register, no need to model the behavior of a register
- reset and clock are automatically connected
- Chisel can generate Verilog that is compatible with virtually all simulation and synthesis tools
- build powerful automation directly in Scala, like the RocketChip SoC generator
- take advantage of modern software development tools: IDE, package manager, unit test frameworks, continuous integration

```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 when(!hold) {
  delay := !in
out := delay
```

C

```
class InverterTest extends AnyFlatSpec
with ChiselScalatestTester {
```

```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val\ hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 when(!hold) {
  delay := !in
 out := delay
```



```
class InverterTest extends AnyFlatSpec
with ChiselScalatestTester {
```

standard
scalatest
framework

```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 when(!hold) {
  delay := !in
 out := delay
```



class InverterTest extends AnyFlatSpec
with ChiselScalatestTester {

our chiseltest
extension

standard
scalatest
framework

```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val\ hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 when(!hold) {
   delay := !in
 out := delay
```



```
class InverterTest extends AnyFlatSpec
with ChiselScalatestTester {
behavior of "Inverter"
 it should "invert" in {
                   one scalatest test
```

```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 when(!hold) {
  delay := !in
 out := delay
```



```
class InverterTest extends AnyFlatSpec
with ChiselScalatestTester {
 behavior of "Inverter"
 it should "invert" in {
   test(new Inverter) { dut =>
                   handle to our design
```

```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val\ hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 when(!hold) {
   delay := !in
 out := delay
```



```
class InverterTest extends AnyFlatSpec
with ChiselScalatestTester {
behavior of "Inverter"
 it should "invert" in {
   test(new Inverter) { dut =>
     dut.in.poke(true.B)
     dut.hold.poke(true.B)
```

```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 when(!hold) {
   delay := !in
 out := delay
```

```
class InverterTest extends AnyFlatSpec
with ChiselScalatestTester {
behavior of "Inverter"
 it should "invert" in {
   test(new Inverter) { dut =>
     dut.in.poke(true.B)
     dut.hold.poke(true.B)
     dut.clock.step()
```

```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val\ hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 when(!hold) {
   delay := !in
 out := delay
```

```
class InverterTest extends AnyFlatSpec
with ChiselScalatestTester {
behavior of "Inverter"
 it should "invert" in {
   test(new Inverter) { dut =>
     dut.in.poke(true.B)
     dut.hold.poke(true.B)
     dut.clock.step()
     dut.out.expect(false.B)
```

```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val\ hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 when(!hold) {
   delay := !in
 out := delay
```

```
65 🚱
       class InverterTest extends AnyFlatSpec with ChiselScalatestTester {
         behavior of "Inverter"
66
67
        it should "invert" in {
68
69
           test(new Inverter) { dut =>
             dut.in.poke(true.B)
70
             dut.hold.poke(true.B)
72
             dut.clock.step()
73
             dut.out.expect(false.B)
74
76
```

dut.out.expect(false.B)

73

74

76

```
65 😘
        class InverterTest extends AnyFlatSpec with ChiselScalatestTester {
            behavior of "Inverter"
66
       †å †± <u>₹</u>
                       " Carried Tests failed: 1 of 1 test
     Test Results
                          out=true (1, 0x1) did not equal expected=false (0, 0x0) (lines in BasicTest.scala: 69)

∨ Soll InverterTest

                          ScalaTestFailureLocation: chiseltest.tests.InverterTest at (BasicTest.scala:73)
     V Inverter
                          Expected :expected=false (0, 0x0) (lines in BasicTest.scala: 69)
          should invert
                                   :out=true (1, 0x1)
                          Actual
                          <Click to see difference>
```

```
65 😘
        class InverterTest extends AnyFlatSpec with ChiselScalatestTester {
          behavior of "Inverter"
66
67
          it should "invert" in {
68
            test(new Inverter) { dut =>
69
               dut.in.poke(true.B)
70
               dut.hold.poke(true.B)
               dut.clock.step()
73
               dut.out.expect(false.B)
74
                  out=true (1, 0x1) did not equal expected=false (0, 0x0) (times in BasicTest.scala: 69)
                  ScalaTestFailureLocation: chiseltest.tests.InverterTest at (BasicTest.scala:73)
76
```


```
65 😘
       class InverterTest extends AnyFlatSpec with ChiselScalatestTester {
          behavior of "Inverter"
66
67
          it should "invert" in {
68
            test(new Inverter) {
69
                                                 Waveform?
              dut.in.poke(true.B)
              dut.hold.poke(true.
              dut.clock.step()
              dut.out.expect(false.B)
74
                  out=true (1, 0x1) did not equal expected=false (0, 0x0) (times in BasicTest.scala: 69)
                  ScalaTestFailureLocation: chiseltest.tests.InverterTest at (BasicTest.scala:73)
76
```

```
65 🚱
        class InverterTest extends AnyFlatSpec with ChiselScalatestTester {
          behavior of "Inverter"
66
67
          it should "invert" in {
68
              test(new Inverter).withAnnotations(Seg(WriteVcdAnnotation)) { dut =>
69
               dut.in.poke(true.B)
70
               dut.hold.poke(true.B)
               dut.clock.step()
               dut.out.expect(false.B)
73
74
                  out=true (1, 0x1) did not equal expected=false (0, 0x0) (times in BasicTest.scala: 69)
                  ScalaTestFailureLocation: chiseltest.tests.InverterTest at (BasicTest.scala:73)
76
```

```
65 😘
        class InverterTest extends AnyFlatSpec with ChiselScalatestTester {
          behavior of "Inverter"
66
67
          it should "invert" in {
68
              test(new Inverter).withAnnotations(Seg(WriteVcdAnnotation)) { dut =>
69
               dut.in.poke(true.B)
70
               dut.hold.poke(true.B)
                                               options passed to our testing framework
               dut.clock.step()
               dut.out.expect(false.B)
74
                  out=true (1, 0x1) did not equal expected=false (0, 0x0) (times in BasicTest.scala: 69)
                  ScalaTestFailureLocation: chiseltest.tests.InverterTest at (BasicTest.scala:73)
76
```

```
65 😘
        class InverterTest extends AnyFlatSpec with ChiselScalatestTester {
          behavior of "Inverter"
66
                                                the output folder is automatically
67
                                                 derived from the test name
          it should "invert" in
68
              test(new Inverter).withAnnotations(Seg(WriteVcdAnnotation)) { dut =>
69
               dut.in.poke(true.B)
70
               dut.hold.poke(true.B)
               dut.clock.step()
               dut.out.expect(false.B)
73
74
                  out=true (1, 0x1) did not equal expected=false (0, 0x0) (times in BasicTest.scala: 69)
                  ScalaTestFailureLocation: chiseltest.tests.InverterTest at (BasicTest.scala:73)
76
```

```
65 🚱
        class InverterTest extends AnyFlatSpec with ChiselScalatestTester {
          behavior of "Inverter"
66
                                                the output folder is automatically
67
                                                derived from the test name
          it should "invert" in
             test(new Inverter).withAnnotations(Seq(WriteVcdAnnotation)) { dut =>
69
       > gtkwave test run dir/Inverter should invert/Inverter.vcd
74
                  out=true (1, 0x1) did not equal expected=false (0, 0x0) (times in BasicTest.scala: 69)
                  ScalaTestFailureLocation: chiseltest.tests.InverterTest at (BasicTest.scala:73)
76
```





```
class InverterTest extends AnyFlatSpec
with ChiselScalatestTester {
behavior of "Inverter"
 it should "invert" in {
   test(new Inverter) { dut =>
     dut.in.poke(true.B)
     dut.hold.poke(true.B)
     dut.clock.step()
     dut.out.expect(false.B)
```

```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val\ hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 when(!hold) {
   delay := !in
 out := delay
```



```
class InverterTest extends AnyFlatSpec
with ChiselScalatestTester {
behavior of "Inverter"
 it should "invert" in {
   test(new Inverter) { dut =>
     dut.in.poke(true.B)
     dut.hold.poke(false.B)
     dut.clock.step()
     dut.out.expect(false.B)
```

```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val\ hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 when(!hold) {
   delay := !in
 out := delay
```



```
class InverterTest extends AnyFlatSpec
                                         class Inverter extends Module {
with ChiselScalatestTester {
                                          val in = IO(Input(Bool()))
           InverterTest ×
                       ₹ → Tests passed: 1 of 1 test – 2 sec 910 ms
                                    /usr/lib/jvm/jre-11/bin/java ...
            Test Results 2 sec 910 ms
    6
                                    Testing started at 4:02 PM ...
```



Treadle

- default
- fast compilation
- runs on JVM
- slow on larger designs
- no Verilog blackboxes



Treadle

- default
- fast compilation
- runs on JVM
- slow on larger designs
- no Verilog blackboxes

Verilator

- long compile times
- fastest simulator
- supports Verilog blackboxes
- JVM <-> native communication overhead



Treadle

- default
- fast compilation
- runs on JVM
- slow on larger designs
- no Verilog blackboxes

Verilator

- long compile times
- fastest simulator
- supports Verilog blackboxes
- JVM <-> native communication overhead

VCS

- commercial
- event based
- four state
- not as well tested



Treadle

- default
- fast compilation
- runs on JVM
- slow on larger designs
- no Verilog blackboxes

Verilator

- long compile times
- fastest simulator
- supports Verilog blackboxes
- JVM <-> native communication overhead

VCS

- commercial
- event based
- four state
- not as well tested

much faster with JNA in Chisel 3.5!



Treadle

- default
- fast compilation
- runs on JVM
- slow on larger designs
- no Verilog blackboxes

Verilator

- long compile times
- fastest simulator
- supports Verilog blackboxes
- JVM <-> native communication overhead

VCS

- commercial
- event based
- four state
- not as well tested

much faster with JNA in Chisel 3.5!

chiseltest API

Treadle

- default
- fast compilation
- runs on JVM
- slow on larger designs
- no Verilog blackboxes

Verilator

- long compile times
- fastest simulator
- supports Verilog blackboxes
- JVM <-> native communication overhead

VCS

- commercial
- event based
- four state
- not as well tested

much faster with JNA in Chisel 3.5!

chiseltest API

Peek Poke Tester

Verilator

Treadle

VCS

- default
- fast compilation
- runs on JVM
- slow on larger designs
- no Verilog blackboxes

- long compile times
- fastest simulator
- supports Verilog blackboxes
- JVM <-> native communication overhead

- commercial
- event based
- four state
- not as well tested

much faster with JNA in Chisel 3.5!

chiseltest API

Peek Poke Tester

Synthesizable Tester

Treadle

Verilator

VCS

- default
- fast compilation
- runs on JVM
- slow on larger designs
- no Verilog blackboxes

- long compile times
- fastest simulator
- supports Verilog blackboxes
- JVM <-> native communication overhead

- commercial
- event based
- four state
- not as well tested

much faster with JNA in Chisel 3.5!

Formal Verification

```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 when(!hold) {
  delay := !in
out := delay
```

```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 [...]
```

```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 [...]
 when (past (hold))
```

one cycle after hold was asserted

```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val hold = IO(Input(Bool()))
val delay = RegInit(false.B)
                                                  one cycle after hold was
 [...]
                                                   asserted
 when(past(hold))
                                                  the delay register should
   verification.assert(stable(out))
                                                  not have changed
```

```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 [...]
 when(past(hold)) {
  verification.assert(stable(out))
 }.otherwise {
   verification.assert(out === !past(in))
```

otherwise we expect the output to be the inverse of the previous input



```
class InverterTest extends AnyFlatSpec
with ChiselScalatestTester {
behavior of "Inverter"
 it should "invert" in {
   test(new Inverter) { dut =>
     dut.in.poke(true.B)
     dut.hold.poke(true.B)
     dut.clock.step()
     dut.out.expect(false.B)
```



```
class InverterTest extends AnyFlatSpec
with ChiselScalatestTester with Formal {
behavior of "Inverter"
 it should "invert" in {
   test(new Inverter) { dut =>
     dut.in.poke(true.B)
     dut.hold.poke(true.B)
     dut.clock.step()
     dut.out.expect(false.B)
```



```
class InverterTest extends AnyFlatSpec
with ChiselScalatestTester with Formal {
 behavior of "Inverter"
 it should "invert" in {
   verify (new Inverter,
          Seg(BoundedCheck(10))
                                                check for 10 cycles after
                                                reset
```



```
class InverterTest extends AnyFlatSpec
with ChiselScalatestTester with Formal {
 behavior of "Inverter"
 it should "invert" in {
   verify (new Inverter,
           Seg(BoundedCheck(10)))
                  InverterTest.Inverter should invert ×
                   Test Results 3 sec 514 ms /usr/lib/jvm/jre-11/bin/java ...
                                   Testing started at 4:58 PM ...
```



Same IDE Integration as Test Benches

```
Run: InverterTest.Inverter should invert ×

VOLUME IT E INVERTED IN VICTOR I
```

```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val\ hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 [...]
 when(past(hold)) {
  verification.assert(stable(out))
}.otherwise {
  verification.assert(out === !past(in))
```

```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val\ hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 [...]
 when(RegNext(hold)) {
  verification.assert(stable(out))
 }.otherwise {
  verification.assert(out === !past(in))
```


```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val\ hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 [...]
 when(RegNext(hold)) {
  verification.assert(stable(out))
 }.otherwise {
   verification.assert(out === !RegNext(in))
```

```
class Inverter extends Module {
val in = IO(Input(Bool()))
val out = IO(Output(Bool()))
val\ hold = IO(Input(Bool()))
val delay = RegInit(false.B)
 [...]
 when(RegNext(hold)) {
  verification.assert(out === RegNext(out))
 }.otherwise {
   verification.assert(out === !RegNext(in))
```


```
♠ InverterTest,Inverter should invert ×
Run:
     ② ↓ ↓ ↓ ₹ E ÷ · » • Tests failed: 1 of 1 test
     Test Results
                          Failure Stop:SIM_1:(65) at @[BasicTest.scala 68:24]

    InverterTest

       Inverter
           should invert
                          [Inverter] found an assertion violation 0 steps after reset!
 . . . .
 when(RegNext(hold)) {
   verification.assert(out === RegNext(out))
 }.otherwise {
    verification.assert(out === !ReqNext(in))
```



```
Signals
                Waves
class
         Time
val
          clock=1
          reset =0
val
           hold =0
 val
         inPast=0
            in =0
           out =1
 val
         out stays at zero because
              reset is active
 when(RegNext(hold)) {
   verification.assert(out === RegNext(out))
 }.otherwise {
   verification.assert(out === !RegNext(in))
```



We can solve this issue by delaying the temporal assertion until 1 cycle after reset!

- our new past statement adds a RegNext to delay the signal
- it also annotates the register and schedules a compiler pass to be run
- the compiler pass analyzes the longest past delay in the fan-in of the assertion
- it then adds a saturating reset counter and appropriately delays assertions

- all features presented here will be part of the Chisel 3.5 release
- currently we only have support for bounded checks with
 Z3 or CVC4 since they are the easiest to install engines
- more advanced academic model checkers with unbounded proof support could be targeted (PRs welcome!)
- cover statement support is work in progress