


RFUZZ: Coverage-Directed Fuzz Testing of RTL on FPGAs


Kevin Laeufer, Jack Koenig, Donggyu Kim, Jonathan Bachrach and Koushik Sen University of California, Berkeley laeufer@cs.berkeley.edu




































We use <u>Fuzz Testing</u> to generate stimuli from coverage feedback




Test Input		













Functional Coverage



Functional Coverage

based on developer intent



Functional Coverage

based on developer intent

not available for open source designs



Functional Coverage

Automatic Coverage

based on developer intent

not available for open source designs



Functional Coverage

based on developer intent

not available for open source designs

Automatic Coverage

used to track test quality in absence of functional coverage



Functional Coverage

based on developer intent

not available for open source designs

Automatic Coverage

used to track test quality in absence of functional coverage

normally derived from HDL source, not RTL



Functional Coverage

based on developer intent

not available for open source designs


Automatic Coverage


used to track test quality in absence of functional coverage


normally derived from HDL source, not RTL

→ we need an **automatic** coverage metric **based on RTL** netlist


Mux (Control) Toggle Coverage








```
always @(posedge clk)
begin
  if (a) begin
    a_out = x;
end else begin
    a_out = f(y,z);
end
  if (b) begin
    r <= a_out;
end
end</pre>
```



```
always @(posedge clk)
begin
   if (a) begin
      a_out = x;
end else begin
      a_out = f(y,z);
end
if (b) begin
      r <= a_out;
end
end</pre>
```

```
always @(posedge clk)
begin
  if (b) begin
    if (a) begin
      r <= x;
  end else begin
      r <= f(y, z);
  end
  end
end
end</pre>
```




```
always @(posedge clk)
begin
   if (a) begin
      a_out = x;
end else begin
      a_out = f(y,z);
end
if (b) begin
      r <= a_out;
end
end</pre>
```


```
always @(posedge clk)
begin
  if (b) begin
    if (a) begin
       r <= x;
  end else begin
      r <= f(y, z);
  end
  end
end
end</pre>
```

Background: Coverage-Directed Fuzzing





Input Space








Test Input		













































Coverage-Directed Fuzzing: An Example



```
io.start_rdy := y === 0.U
                     when(io.start_en) {
                        x := io.start a
start_a
                                                                               ►start rdy
                        y := io.start b
start b
                                                                              result
                     when ((x > y) \&\& y = /= 0.0) \{ // swap \}
start_en
                                                                             result rdy
                        x <= y
                        V \le X
                     when ((x \le y) \&\& y =/= 0.0) \{ // \text{ subtract } \}
                        y \le y - x
```

```
io.start_rdy := y === 0.U
                     when(io.start_en) {
                        x := io.start a
start a
                                                                               ►start rdy
                        y := io.start b
                     assume(io.start_en |-> io.start_rdy))
start b
                                                                              result
                     when ((x > y) \&\& y = /= 0.0) \{ // swap \}
start en
                                                                               ►result rdy
                        x <= y
                        V \le X
                     when ((x \le y) \&\& y = /= 0.0) \{ // \text{ subtract} \}
                        y \le y - x
```

```
io.start rdy := y === 0.U
                     whenlio.start_en) {
                        x := io.start a
start a
                                                                               ►start rdy
                        y := io.start b
                     assume(io.start_en |-> io.start_rdy))
start b
                                                                              result
                     when ((x > y) \&\& y = /= 0.0) \{ // swap \}
start en
                                                                               ►result rdy
                        x <= y
                        V \le X
                     when ((x \le y) \&\& y = /= 0.0) \{ // \text{ subtract} \}
                        y \le y - x
```

```
io.start rdy := y === 0.U
                     whenlio.start_en) {
                        x := io.start a
start a
                                                                               ►start rdy
                        y := io.start b
                     assume(io.start_en |-> io.start_rdy))
start b
                                                                              result
                     when (x > y) \& y = /= 0.0 { // swap
start en
                                                                              ►result rdy
                        X \leftarrow V
                        V \le X
                     when ((x \le y) \&\& y = /= 0.0) \{ // \text{ subtract} \}
                        y \le y - x
```

```
io.start rdy := y === 0.U
                     when io.start_en) {
                        x := io.start a
start a
                                                                              ►start rdy
                        y := io.start b
                     assume(io.start_en |-> io.start_rdy))
start b
                                                                              result
                     when (x > y) \&\& y = /= 0.0
start en
                                                                              ►result rdy
                        X <= V
                        V \le X
                     when (x \le y) \&\& y = /= 0.0) \{ // \text{ subtract} \}
                        y \leftarrow y - x
```



io.start_en	-
(x > y) && y =/= 0.U	-
(x <= y) && y =/= 0.U	-




Input 0

io.start_en	-
(x > y) && y =/= 0.U	-
(x <= y) && y =/= 0.U	-




io.start_en	-
(x > y) && $y = /= 0.U$	-
(x <= y) && y =/= 0.U	-

+ 4 more cycles of all zeros!




io.start_en	-
(x > y) && y =/= 0.U	-
$(x \le y) \&\& y =/= 0.U$	-




io.start_en	-
(x > y) && y =/= 0.U	-
(x <= y) && y =/= 0.U	-




io.start_en	-
(x > y) && $y = /= 0.U$	-
(x <= y) && y =/= 0.U	-




io.start_en	-
(x > y) && y =/= 0.U	-
$(x \le y) \&\& y =/= 0.U$	-




io.start_en	-
(x > y) && y =/= 0.U	-
(x <= y) && y =/= 0.U	-



io.start_en	-
(x > y) && y =/= 0.U	-
$(x \le y) \&\& y =/= 0.U$	-




io.start_en	-
(x > y) && y =/= 0.U	-
(x <= y) && y =/= 0.U	-




io.start_en	-
(x > y) && y =/= 0.U	-
$(x \le y) \&\& y =/= 0.U$	-

io.start_en	-
(x > y) && $y = /= 0.U$	-
(x <= y) && y =/= 0.U	-



io.start_en	-
(x > y) && $y = /= 0.U$	-
$(x \le y) \&\& y =/= 0.U$	-



io.start_en	
(x > y) && $y = /= 0.U$	-
$(x \le y) \&\& y =/= 0.U$	-



Input 1

io.start_en	V
(x > y) && $y = /= 0.U$	-
$(x \le y) \&\& y =/= 0.U$	-



Fuzzing Example: GCD

Input 1

io.start_en	
(x > y) && y =/= 0.U	-
$(x \le y) \& y =/= 0.U$	-

Generated by flipping a single bit in Input 0



Fuzzing Example: GCD

Input 2

Greatest start a Common 00000000000000000000000011111111 start b Divisor GCD(a,b) start_en →

io.start_en	V
(x > y) && y =/= 0.U	-
(x <= y) && y =/= 0.U	

Generated by flipping 16 bit on byte offsets in Input 0




Fuzzing Example: GCD


Input 3


io.start_en	V
(x > y) && $y = /= 0.U$	
$(x \le y) \&\& y =/= 0.U$	V


Generated by flipping a single bit in Input 2


Implementation













Two Problems:



Two Problems:


registers with undefined reset (XXXX)



Two Problems:

registers with undefined reset (XXXX)

memories



```
reg [31:0] r;
always @(posedge clk) begin
  if (reset) begin
    r <= 32'h1993;
  end else begin
    r <= r_next;
  end
end</pre>
```

(a) Register With Reset

```
reg [31:0] r;
```

```
always @(posedge clk) begin
  if (reset) begin
    r <= 32'h1993;
  end else begin
    r <= r_next;
  end
end</pre>
```

(a) Register With Reset

```
reg [31:0] r;
always @(posedge clk) begin
  if (metaReset) begin
    r \le 32'h0:
  end else begin
    if (reset) begin
      r \le 32'h1993;
   end else begin
      r <= r_next;
    end
 end
end
```

(b) Register With MetaReset

```
metaReset: ______reset: ______
```


```
reg [31:0] r;

always @(posedge clk) begin
  if (reset) begin
    r <= 32'h1993;
  end else begin
    r <= r_next;
  end
end</pre>
```

(a) Register With Reset


```
reg [31:0] r;
always @(posedge clk) begin
  if (metaReset) begin
    r \le 32'h0;
  end else begin
    if (reset) begin
      r \le 32'h1993;
   end else begin
      r <= r_next;
    end
 end
end
```

(b) Register With MetaReset



(a) Register With Reset

(b) Register With MetaReset



29



Observation: short tests, < 100 cycles


Sparse Memories

- Observation: short tests, < 100 cycles
- Number of memory writes bounded by #WritePorts x Cycles


Sparse Memories


- Observation: short tests, < 100 cycles
- Number of memory writes bounded by #WritePorts x Cycles
- Sparse Memories:
 - use CAM to implement hardware hash table
 - \circ reset in single cycle by setting valid bits to 0
 - FIRRTL compiler pass replaces all memories in the DUT with sufficiently large sparse memory implementation

Implementation










Fully Automated Coverage Instrumentation and Harness Generation



Results

Results 1.) FPGA Speedup?



	Sodor3Stage	Rocket
Lines of FIRRTL	4k	44k
Verilator	345 kHz	6.89 kHz
FPGA*	1.7 MHz	1.46 MHz
Speedup	4.9x	212x

FPGA Emulation Speedup

	Sodor3Stage	Rocket
Lines of FIRRTL	4k	44k
Verilator	345 kHz	6.89 kHz
FPGA*	1.7 MHz	1.46 MHz
Speedup	4.9x	212x

^{*} Takes 2-3h for synthesis + place and route.

Results

- 1.) FPGA Speedup?
- 2.) Coverage Improvement?



• Fuzz DUT for 2h on a single AWS vCore



- Fuzz DUT for 2h on a single AWS vCore
- Generate random inputs for 2h on a single AWS vCore




- Fuzz DUT for 2h on a single AWS vCore
- Generate random inputs for 2h on a single AWS vCore
- Repeat experiments 4 times and average results



- Fuzz DUT for 2h on a single AWS vCore
- Generate random inputs for 2h on a single AWS vCore
- Repeat experiments 4 times and average results
- Graph <u>average mux toggle coverage</u> as a percentage of the maximum number of muxes in the DUT over time


Coverage Results



FFT

Lines of FIRRTL: 1545 Mux Cover Points: 195

Coverage Holes after Fuzzing: 85




Sodor 3 Stage

Lines of FIRRTL: 4021 Mux Cover Points: 746

Coverage Holes after Fuzzing: 1-4


Coverage Results



12C

Lines of FIRRTL: 2373 Mux Cover Points: 301


Coverage Holes after Fuzzing: 5 - 61



SPI

Lines of FIRRTL: 4046 Mux Cover Points: 323

Coverage Holes after Fuzzing: 7-70



Thank you!

Questions?

CPU Shared Memory FPGA

Input Buffer DMA

Coverage Buffer

Kevin Laeufer laeufer@cs.berkeley.edu

<u>Reproduce + Extend our Results:</u> github.com/ekiwi/rfuzz

