

# RFUZZ: Coverage-Directed Fuzz Testing of RTL on FPGAs


Kevin Laeuer, Jack Koenig, Donggyu Kim,  
Jonathan Bachrach and Koushik Sen  
University of California, Berkeley  
[laeuer@cs.berkeley.edu](mailto:laeuer@cs.berkeley.edu)



# Dynamic Verification




# Dynamic Verification






# Dynamic Verification






# Dynamic Verification







# Dynamic Verification



# Dynamic Verification




# Dynamic Verification







# Dynamic Verification




# Dynamic Verification




# Dynamic Verification



# Dynamic Verification




# Dynamic Verification



**We use Fuzz Testing to  
generate stimuli from  
coverage feedback**



# Input Definition




Test Input





# Input Definition




Test Input







# Input Definition




Test Input





# Input Definition



Test Input





# Coverage Definition

**Functional Coverage**



# Coverage Definition

## Functional Coverage

based on developer intent



# Coverage Definition

## Functional Coverage

based on developer intent

not available for open source  
designs



# Coverage Definition

## Functional Coverage

based on developer intent

not available for open source  
designs

## Automatic Coverage



# Coverage Definition

## Functional Coverage

based on developer intent

not available for open source  
designs

## Automatic Coverage

used to track test quality in  
absence of functional coverage



# Coverage Definition

## Functional Coverage

based on developer intent

not available for open source designs

## Automatic Coverage

used to track test quality in absence of functional coverage

normally derived from HDL source, not RTL





# Coverage Definition

## Functional Coverage

based on developer intent

not available for open source designs

## Automatic Coverage


used to track test quality in absence of functional coverage

normally derived from HDL source, not RTL

→ we need an **automatic** coverage metric **based on RTL** netlist




# Mux (Control) Toggle Coverage






# Mux Toggle Coverage




# Mux Toggle Coverage



```
always @(posedge clk)
begin
  if (a) begin
    a_out = x;
  end else begin
    a_out = f(y,z);
  end
  if (b) begin
    r <= a_out;
  end
end
```

# Mux Toggle Coverage



```
always @(posedge clk)
begin
  if (a) begin
    a_out = x;
  end else begin
    a_out = f(y,z);
  end
  if (b) begin
    r <= a_out;
  end
end
```

```
always @(posedge clk)
begin
  if (b) begin
    if (a) begin
      r <= x;
    end else begin
      r <= f(y, z);
    end
  end
end
```



```
always @(posedge clk)
begin
    if (b) begin
        if (a) begin
            r <= x;
        end else begin
            r <= f(y, z);
        end
    end
end
end
```




# Background: Coverage-Directed Fuzzing



**(a small part of the)**


**Input Space**








# Input Definition



Test Input






**Assertion  
Violating Input**




Random Inputs



**Random Inputs**



**Random Inputs**





Random Inputs






Random Inputs




Input Seed




# Local Mutations




# Mutations









# Intermediate Coverage Goals




## Intermediate Coverage Goals






**Mutate New  
Input**









# Coverage-Directed Fuzzing: An Example



## Fuzzing Example: GCD





## Fuzzing Example: GCD

start\_a



start\_b



start\_en



```
io.start_rdy := y === 0.U  
when(io.start_en) {  
  x := io.start_a  
  y := io.start_b  
}
```

```
when ((x > y) && y != 0.U) { // swap  
  x <= y  
  y <= x  
}
```

```
when ((x <= y) && y != 0.U) { // subtract  
  y <= y - x  
}
```



start\_rdy



result



result\_rdy



## Fuzzing Example: GCD

start\_a



start\_b



start\_en



```
io.start_rdy := y === 0.U
when(io.start_en) {
  x := io.start_a
  y := io.start_b
}
assume(io.start_en |-> io.start_rdy))
```

```
when ((x > y) && y != 0.U) { // swap
  x <= y
  y <= x
}
```

```
when ((x <= y) && y != 0.U) { // subtract
  y <= y - x
}
```



start\_rdy



result



result\_rdy



## Fuzzing Example: GCD

start\_a



start\_b



start\_en



```
io.start_rdy := y == 0.U
```

```
when io.start_en {
```

```
    x := io.start_a
```

```
    y := io.start_b
```

```
}
```

```
assume(io.start_en |-> io.start_rdy))
```

```
when ((x > y) && y != 0.U) { // swap
```

```
    x <= y
```

```
    y <= x
```

```
}
```

```
when ((x <= y) && y != 0.U) { // subtract
```

```
    y <= y - x
```

```
}
```



start\_rdy



result



result\_rdy



## Fuzzing Example: GCD

start\_a



start\_b



start\_en



```
io.start_rdy := y == 0.U
```

```
when io.start_en {
```

```
  x := io.start_a
```

```
  y := io.start_b
```

```
}
```

```
assume(io.start_en |-> io.start_rdy))
```

```
when ((x > y) && y != 0.U) { // swap
```

```
  x <= y
```

```
  y <= x
```

```
}
```

```
when ((x <= y) && y != 0.U) { // subtract
```

```
  y <= y - x
```

```
}
```



start\_rdy



result



result\_rdy





## Fuzzing Example: GCD

start\_a



start\_b



start\_en



```
io.start_rdy := y == 0.U
```

```
when io.start_en {
```

```
    x := io.start_a
```

```
    y := io.start_b
```

```
}
```

```
assume(io.start_en |-> io.start_rdy))
```

```
when [(x > y) && y != 0.U] { // swap
```

```
    x <= y
```

```
    y <= x
```

```
}
```

```
when [(x <= y) && y != 0.U] { // subtract
```

```
    y <= y - x
```

```
}
```



start\_rdy




result



result\_rdy



## Fuzzing Example: GCD




<code>io.start_en</code>	-
<code>(x &gt; y) &amp;&amp; y != 0.U</code>	-
<code>(x &lt;= y) &amp;&amp; y != 0.U</code>	-



Diagram illustrating the GCD (Greatest Common Divisor) circuit. The circuit takes three inputs:  $a$  (start\_a),  $b$  (start\_b), and an enable signal (start\_en). The inputs  $a$  and  $b$  are 32-bit buses. The output is the Greatest Common Divisor (GCD) of  $a$  and  $b$ , labeled  $\text{GCD}(a,b)$ .


<code>io.start_en</code>	-
<code>(x &gt; y) &amp;&amp; y != 0.U</code>	-
<code>(x &lt;= y) &amp;&amp; y != 0.U</code>	-



<code>io.start_en</code>	-
<code>(x &gt; y) &amp;&amp; y != 0.U</code>	-
<code>(x &lt;= y) &amp;&amp; y != 0.U</code>	-


+ 4 more cycles of  
all zeros!






<code>io.start_en</code>	-
<code>(x &gt; y) &amp;&amp; y != 0.U</code>	-
<code>(x &lt;= y) &amp;&amp; y != 0.U</code>	-






<code>io.start_en</code>	-
<code>(x &gt; y) &amp;&amp; y != 0.U</code>	-
<code>(x &lt;= y) &amp;&amp; y != 0.U</code>	-






<code>io.start_en</code>	-
<code>(x &gt; y) &amp;&amp; y != 0.U</code>	-
<code>(x &lt;= y) &amp;&amp; y != 0.U</code>	-



<code>io.start_en</code>	-
<code>(x &gt; y) &amp;&amp; y != 0.U</code>	-
<code>(x &lt;= y) &amp;&amp; y != 0.U</code>	-




## Fuzzing Example: GCD



io.start_en	-
(x > y) && y != 0.U	-
(x <= y) && y != 0.U	-



## Fuzzing Example: GCD




io.start_en	-
(x > y) && y != 0.U	-
(x <= y) && y != 0.U	-





# Fuzzing Example: GCD




<code>io.start_en</code>	-
<code>(x &gt; y) &amp;&amp; y != 0.U</code>	-
<code>(x &lt;= y) &amp;&amp; y != 0.U</code>	-





Diagram illustrating the inputs to the Greatest Common Divisor (GCD) block:

- Input 1: `start_a` (32-bit zero)
- Input 2: `start_b` (32-bit zero)
- Input 3: `start_en` (1)
- Output: **Greatest Common Divisor GCD(a,b)**

io.start_en	
(x > y) && y != 0.U	-
(x <= y) && y != 0.U	-





The diagram shows three input registers on the left, each with a 32-bit bus. The top two registers are labeled 'start\_a' and 'start\_b' and contain the value 00000000000000000000000000000000. The bottom register is labeled 'start\_en' and contains the value 1. Arrows from these registers point to a central block labeled 'Greatest Common Divisor GCD(a,b)'. An arrow from this block points to an output register on the right, which is currently empty.

Generated by flipping  
a single bit in Input 0

## Input 2

000



start\_a

[illegible]

start\_b

1 start\_en

Greatest  
Common  
Divisor  
**GCD(a,b)**

io.start_en	
(x > y) && y != 0.U	-
(x <= y) && y != 0.U	

Generated by flipping  
16 bit on byte offsets  
in Input 0



Diagram illustrating the inputs and output of the GCD algorithm:


- Input 1: `1000000000000000000000000000000000000` (labeled `start_a`)
- Input 2: `00000000000000000000000000000000000011111111` (labeled `start_b`)
- Input 3: `1` (labeled `start_en`)
- Output: **Greatest Common Divisor** **GCD(a,b)**

Generated by flipping  
a single bit in Input 2




# Implementation

# Deterministic Test Execution




# Deterministic Test Execution






# Deterministic Test Execution




# Deterministic Test Execution






# Deterministic Test Execution



Two Problems:


# Deterministic Test Execution




Two Problems:

registers with  
undefined reset  
(XXXX)

# Deterministic Test Execution



# Deterministic Test Execution





# Meta Reset



```
reg [31:0] r;  
  
always @(posedge clk) begin  
    if (reset) begin  
        r <= 32'h1993;  
    end else begin  
        r <= r_next;  
    end  
end
```

**(a) Register With Reset**

# Meta Reset

```
reg [31:0] r;  
  
always @(posedge clk) begin  
    if (reset) begin  
        r <= 32'h1993;  
    end else begin  
        r <= r_next;  
    end  
end
```

(a) Register With Reset

```
reg [31:0] r;  
  
always @(posedge clk) begin  
    if (metaReset) begin  
        r <= 32'h0;  
    end else begin  
        if (reset) begin  
            r <= 32'h1993;  
        end else begin  
            r <= r_next;  
        end  
    end  
end
```

(b) Register With MetaReset

# Meta Reset




```
reg [31:0] r;  
  
always @(posedge clk) begin  
    if (reset) begin  
        r <= 32'h1993;  
    end else begin  
        r <= r_next;  
    end  
end
```

(a) Register With Reset

```
reg [31:0] r;  
  
always @(posedge clk) begin  
    if (metaReset) begin  
        r <= 32'h0;  
    end else begin  
        if (reset) begin  
            r <= 32'h1993;  
        end else begin  
            r <= r_next;  
        end  
    end  
end
```

(b) Register With MetaReset

# Meta Reset



```
reg [31:0] r;
```

```
always @
```

```
if (re
```

```
r <=
```

```
end e
```

```
r <=
```

```
end
```

```
end
```

Implemented as a  
FIRRTL compiler pass.

```
reg [31:0] r;
```

```
always @(posedge clk) begin  
  if (metaReset) begin
```

```
    0;
```

```
  gin
```

```
) begin
```

```
'h1993;
```

```
begin
```

```
next;
```

```
end
```


```
end
```

(a) Register With Reset

(b) Register With MetaReset



# Deterministic Test Execution





# Sparse Memories

- Observation: short tests,  $< 100$  cycles



# Sparse Memories


- Observation: short tests,  $< 100$  cycles
- Number of memory writes bounded by  $\#WritePorts \times Cycles$



# Sparse Memories



- Observation: short tests,  $< 100$  cycles
- Number of memory writes bounded by  $\#WritePorts \times Cycles$
- Sparse Memories:
  - use CAM to implement hardware hash table
  - reset in single cycle by setting valid bits to 0
  - FIRRTL compiler pass replaces all memories in the DUT with sufficiently large sparse memory implementation

# Implementation






# Implementation





# Fully Automated Coverage Instrumentation and Harness Generation





# Results





# Results

## 1.) FPGA Speedup?



## FPGA Emulation Speedup

	Sodor3Stage	Rocket
Lines of FIRRTL	4k	44k
Verilator	345 kHz	6.89 kHz
FPGA*	1.7 MHz	1.46 MHz
Speedup	4.9x	212x



## FPGA Emulation Speedup

	Sodor3Stage	Rocket
Lines of FIRRTL	4k	44k
Verilator	345 kHz	6.89 kHz
FPGA*	1.7 MHz	1.46 MHz
Speedup	4.9x	212x

\* Takes 2-3h for synthesis + place and route.



# Results

**1.) FPGA Speedup?**

**2.) Coverage Improvement?**



## Coverage Results: Methodology

- Fuzz DUT for 2h on a single AWS vCore



## Coverage Results: Methodology

- Fuzz DUT for 2h on a single AWS vCore
- Generate random inputs for 2h on a single AWS vCore



## Coverage Results: Methodology

- Fuzz DUT for 2h on a single AWS vCore
- Generate random inputs for 2h on a single AWS vCore
- Repeat experiments 4 times and average results




## Coverage Results: Methodology

- Fuzz DUT for 2h on a single AWS vCore
- Generate random inputs for 2h on a single AWS vCore
- Repeat experiments 4 times and average results
- Graph average mux toggle coverage as a percentage of the maximum number of muxes in the DUT over time



# Coverage Results




## FFT

Lines of FIRRTL: 1545

Mux Cover Points: 195

Coverage Holes after Fuzzing: 85




## Sodor 3 Stage

Lines of FIRRTL: 4021

Mux Cover Points: 746

Coverage Holes after Fuzzing: 1-4

# Coverage Results




## I2C

Lines of FIRRTL: 2373

Mux Cover Points: 301

Coverage Holes after Fuzzing: 5 - 61




## SPI

Lines of FIRRTL: 4046

Mux Cover Points: 323

Coverage Holes after Fuzzing: 7-70


# Mutation History





# Thank you!

## Questions?



Kevin Laeuffer  
laeuffer@cs.berkeley.edu

Reproduce + Extend our Results:  
[github.com/ekiwi/rfuzz](https://github.com/ekiwi/rfuzz)

