

test.scala






test.scala



"How do I know what still needs to be tested?"





test.scala



firrtl compiler

Verilog


Verilator


Toggle


Line


"How do I know what still needs to be tested?"
































Report Generators



Applicable to other hardware languages!





Simulator Independent Coverage for RTL Hardware Languages

Kevin Laeufer

laeufer@eecs.berkeley.edu University of California, Berkeley Berkeley, CA, USA

Jonathan Bachrach*

jrb@pobox.com JITX Berkeley, CA, USA

Vighnesh Iyer

vighnesh.iyer@eecs.berkeley.edu University of California, Berkeley Berkeley, CA, USA

Borivoje Nikolić

bora@eecs.berkeley.edu University of California, Berkeley Berkeley, CA, USA

David Biancolin*

biancolin@eecs.berkeley.edu SiFive San Mateo, CA, USA

Koushik Sen

ksen@eecs.berkeley.edu University of California, Berkeley Berkeley, CA, USA



Paper PDF



Code on Github

Join us at Session 4A Tuesday 10:20 am

