Buggy RTL Hardware Design



Failing Test




Buggy RTL Hardware Design



Failing Test

Human Engineer





Buggy RTL Hardware Design



Failing Test

Human Engineer

Repaired RTL Hardware Design Software + Compute

Repaired?? RTL Hardware Design



Buggy RTL Hardware Design



Failing Test

Human Engineer



Software + Compute

Repaired RTL Hardware Design

Prior Work: ~50% of repairs introduce new bugs



Buggy RTL Hardware Design



Failing Test

Human Engineer



Software + Compute

Repaired RTL Hardware Design

Prior Work: minutes - hours



Buggy RTL Hardware Design



Failing Test

Human Engineer



Software + Compute

Repaired RTL Hardware Design

Prior Work:

minutes - hours

Our RTL-Repair:
seconds



```
module counter(....);
always@(posedge clock) begin
 if (reset) begin
   overflow <= 1'b0;</pre>
   count <= 4'b0;
 end else if (enable) begin
   count <= count + 1;</pre>
 end
 if (count == 'd1) begin
   overflow <= 1'b1;</pre>
 end
end
endmodule
```




```
module counter(....);
always@(posedge clock) begin
 if(reset) begin
   overflow <= 1'b0;</pre>
   count <= 4'b0;
 end else if (enable) begin
   count <= count + 1;</pre>
 end
 if(count == 'd1) begin
   overflow <= 1'b1;</pre>
 end
end
endmodule
```

reset	enable	count	overflow	
1		х	х	
0	1	0	0	
0	1	1	0	
0	1	0	1	



```
module counter (....);
always@(posedge clock) begin
 if (reset) begin
   overflow <= 1'b0;</pre>
   count <= 4'b0;
 end else if (enable) begin
   count <= count + 1;
 end
 if (count == 'd1) begin
   overflow <= 1'b1;</pre>
 end
end
endmodule
```






\times count@3: 2 != 0 (expected)

reset	enable	count	overflow
1		Х	X
0	1	0	0
0	1	1	0
0	1	0	1



```
module counter(...);
always@(posedge clock) begin
 if(reset) begin
   overflow <= 1'b0;</pre>
   count <= 4'b0;
 end else if (enable) beg
   count <= count + 1;</pre>
 end
 if(count == 'd1) begin
   overflow <= 1'b1;</pre>
 end
end
endmodule
```

Where do we need to change our code?



reset	enable	count	overflow	
1		x	X	
0	1	0	0	
0	1	1	0	
0	1	0	1	




```
module counter (....);
always@(posedge clock) begin
 if (reset) begin
   overflow <= 1'b0;</pre>
   count <= 4'b0;
 end else if (enable) begin
   count <= count + 1;</pre>
 end
 if (count == 'd1) beging
   overflow <= 1'b1;/</pre>
 end
end
endmodule
```

After 1s on my laptop:

Add the following:

count <= 4'b0;



reset	enable	count	overflow		
1	x		X		
0	1	0	0		
0	1	1	0		
0	1	0	1		




```
module counter(...);
always@(posedge clock) begin
 if (reset) begin
   overflow <= 1'b0;</pre>
   count <= 4'b0;
 end else if (enable) begin
   count <= count + 1;</pre>
 end
 if(count == 'd1) begin
   overflow <= 1'b1;</pre>
   count <= 4'b0;
 end end
endmodule
```

reset	enable	count	overflow	
1		х	х	
0	1	0	0	
0	1	1	0	
0	1	0	1	



```
module counter(...);
always@(posedge clock) begin
 if (reset) begin
   overflow <= 1'b0;</pre>
   count <= 4'b0;
 end else if (enable) begin
   count <= count + 1;</pre>
 end
 if(count == 'd1) begin
   overflow <= 1'b1;</pre>
   count <= 4'b0;
 end end
endmodule
```





reset	enable	count	overflow	
1		x	x	
0	1	0	0	
0	1	1	0	
0	1	0	1	



CIRFIX [6]

	#	median	max	#	median	max
Correct Repairs	16	0.70s	13.17s	10	2.53min	14.19h
≭ Wrong Repairs	2	0.51s	0.68s	11	2.03h	9.50h
○ Cannot Repair	14	5.64s	59.81s	11	16.00h	16.00h



CirFix [6]

					median	
✔ Correct Repairs	16	0.70s	13.17s	10	2.53min	14.19h
≭ Wrong Repairs	2	0.51s	0.68s	11	2.03h	9.50h
 Cannot Repair 	14	5.64s	59.81s	11	16.00h	16.00h



RTL-REPAIR: Fast Symbolic Repair of Hardware Design Code

Kevin Laeufer

laeufer@eecs.berkeley.edu University of California, Berkeley Berkeley, CA, USA

Vighnesh Iyer

vighnesh.iyer@eecs.berkeley.edu University of California, Berkeley Berkeley, CA, USA

Brandon Fajardo*

brfajardo@berkeley.edu University of California, Berkeley Berkeley, CA, USA

Borivoje Nikolić

bora@eecs.berkeley.edu University of California, Berkeley Berkeley, CA, USA

Abhik Ahuja*

ahujaabhik@berkeley.edu University of California, Berkeley Berkeley, CA, USA

Koushik Sen

ksen@eecs.berkeley.edu University of California, Berkeley Berkeley, CA, USA



Paper PDF



Code on Github

Please join us for our full length talk!

