# Implementation and Performance Analysis of Bitonic Sort using CUDA

Aristotle University of Thessaloniki - Department of Electrical and Computer Engineering
Parallel and Distributed Systems

## Koumparidou Eleni and Maria Sotiria Kostomanolaki

## January 2025

#### Abstract

This project implements a parallel sorting algorithm using **CUDA**, based on the Bitonic Sort algorithm. The goal is to explore different strategies for parallelizing the Bitonic Sort algorithm using CUDA. The program sorts  $N=2^q$  integers in ascending order, leveraging GPU parallelism to accelerate the sorting process. Three versions of the algorithm have been developed (V0, V1, V2), each one using a different aspect of parallelism (thread-level parallelism, kernel synchronization, shared memory usage). Each implementation aims to improve the usage of CUDA's resources using different CUDA features to achieve high-performance and higher speed sorting. The correctness and the execution time of this algorithm for different input sizes  $(q \in [20,27])$  are compared to the quickSort (qSort) algorithm, implemented in C. Performance tests on the Aristotelis cluster highlight the speedup achieved by GPU parallellism and demonstrate the impact of CUDA on sorting efficiency.

## Contents

1	Introduction	2
	1.1 Background: Bitonic Sort Algorithm	2
	Introduction 1.1 Background: Bitonic Sort Algorithm	9
2	Algorithm Description	3
	2.1 V0: Basic Parallel Implementation	4
	2.2 V1: Local Block Synchronization	
	2.1 V0: Basic Parallel Implementation	8
3	Performance Analysis	10
	3.1 Execution Time	10
	3.2 Speedup	11
4	Conclusion	12

## 1 Introduction

Before presenting the implementation, we provide an overview of the Bitonic Sort algorithm and the optimization approaches explored in this assignment. Three progressively improved versions of the algorithm are introduced, each leveraging CUDA's capabilities to enhance sorting performance.

## 1.1 Background: Bitonic Sort Algorithm

**Bitonic Sort** is a sorting algorithm that recursively transforms an unsorted sequence into a bitonic sequence. A **bitonic sequence** is a sequence of numbers that first monotonically increases and then monotonically decreases (or vice versa). It consists of two main steps:

- 1. **Bitonic Merge:** This step takes a bitonic sequence and produces a fully sorted sequence by separating the elements into two subsequences containing minima and maxima, based on elementwise comparisons. The process is recursively repeated for each half. The time complexity of Bitonic Merge is  $O(n \log n)$ .
- 2. **Bitonic Sort:** This recursively divides the input sequence, sorting one half in ascending order and the other in descending order to form a bitonic sequence. Bitonic Merge is then applied to produce the final sorted result. The overall time complexity of Bitonic Sort is  $O(n(\log n)^2)$ .

For the C implementation of the serial algorithm and a visualization, you can refer to the following excellent resource [1].

#### **Key Terms**

The following key terms will be used throughout the report:

- group\_size: It represents the amount of elements from the array that will follow the same sorting pattern for each pass of the Bitonic Sort algorithm. Initially set to 2, the group\_size doubles with each iteration until the whole array is sorted.
- distance: The gap between elements that need to be compared during each sorting step. In every sorting phase of the algorithm distance is taking the following values:

$$\left[\frac{\text{group\_size}}{2}, \dots, 2, 1\right]$$

- partner: The element that needs to be compared with the chosen element.
- threads: Individual units within a CUDA block. Threads work in parallel to process elements in the array.
- **blocks**: Groups of threads in CUDA. A block can hold up to 1024 threads, and the threads within a block cooperate to perform part of the sorting task.

## 1.2 CUDA Memory Model Overview

In this implementation, different versions of the algorithm utilize different types of CUDA memory (see Figure 1) to optimize performance:

- Global Memory: Used in Versions 0 and 1. It is accessible by all threads across all blocks but has high latency.
- Shared Memory: Introduced in Version 2. Shared memory is only accessible within a block, requiring careful data management.




Figure 1: CUDA Memory Model

# 2 Algorithm Description

The main function of the implementation starts by allocating memory on both the CPU and GPU for an array of size  $2^q$ , where q is specified by the user at the make run command and ranges from 20 to 27. This dual memory allocation is essential because the CPU and GPU have separate memory spaces. A CPU (host) function can only access CPU memory, while GPU functions (kernels) can only access GPU memory. Therefore, two separate arrays are required: one on the CPU and one on the GPU.

After memory allocation, the CPU array is initialized with random integers, and the data is copied to the GPU. The function bitonicSort() is then called to sort the elements. The implementation of this function varies depending on the selected version (V0, V1, or V2).

Once the sorting operation is completed, the results are copied back to the CPU. Finally, the program evaluates the correctness of the sorting operation and calculates the execution time.

The following subsections describe the differences between each version of the algorithm and the CUDA features utilized.

## 2.1 V0: Basic Parallel Implementation

Version 0 implements the Bitonic Sort algorithm using the fundamentals of parallel programming in CUDA. This version introduces a straightforward approach to parallel sorting using GPU threads. The main idea is to assign in each thread the task of **comparing** and potentially swapping two elements in the array. This is done using the exchange\_V0 kernel function in Listing 1.

Listing 1: Exchange process using GPU's threads

To call the previous kernel we use the maximum number of threads, 1024, and the blocks that are needed to manage all the elements of the array. These parameters are definied in bitonicSort function in Listing 2.

Listing 2: Kernel call for elementwise comparison using threads

#### **Index Calculation**

A critical aspect of this approach is to assign elements to threads by calculating the array index (idx) as a function of the current thread ID (tid). This management is not handled by CUDA, so it is calculated by the following expression:

```
int idx = (tid / distance) * distance * 2 + (tid % distance);
```

Here is a breakdown of the formula:

- (tid / distance): Computes which block the thread belongs to for this particular step of the sorting process.
- \* distance \* 2: Takes into consideration the fact that comparisons are made between pairs separated by twice the distance.
- (tid % distance): Identifies the thread's relative position within its block.

This formula guarantees a unique index for each thread, ensuring that every element in the array is correctly mapped for comparison during each stage of the Bitonic Merge process.

#### Swapping Elements on the GPU

The swap of two elements is an important and often part of sorting. On the GPU, swaps are performed using the following device function:

```
__device__ void swap(int *array, int idx, int partner) {
    int temp;
    temp = array[idx];
    array[idx] = array[partner];
    array[partner] = temp;
}
```

#### Synchronization Overhead

In this version, every kernel call requires global synchronization across the GPU, which can be really "expensive" in terms of time. The processing must wait for all threads to finish their comparisons and swaps before proceeding to the next distance in the sorting step. The improvement of this delay is the goal for the next version (V1), which addresses this with the use of local block synchronization.

# 2.2 V1: Local Block Synchronization

Version 1 aims to improve the execution time of the algorithm developed in Version 0 by reducing the global synchronization overhead. To achieve this, we take advantage of the local block synchronization, in which the threads inside the same block can be synchronized at a lower cost.

The main idea is that, when the array fits within a single block, we can process all the required exchanges for a given group\_size with a single kernel call. For example, if the array contains 2048 elements, we need to perform 1024 comparisons. In Version 0, this would involve multiple kernel launches, each handling a specific distance. In Version 1, the entire sorting operation for that group\_size can be completed in a single kernel call, significantly reducing synchronization overhead. To achieve this we introduce the exchange\_V1 kernel.

#### **Sorting Overview**

In order to use the property mentioned before, bitonicSort is modified to use the following three kernels, also shown in Listing 3:

- **Initial sorting**: We make the exchanges for all groups of size less than 2048 using initialExchange.
- Exchanges for distances greater than 1024: After the initial sorting, when the groups become larger than 2048 and the distances become greater than 1024 we use exchange\_V0 kernel (implemented in Version 0) to handle large distances (>1024).
- Exchanges for distances smaller than 1024: Following the case explained above, we use the exchange\_V1 kernel to handle small distances (<=1024).

```
__host__ void bitonicSort(int *array, int size)
  {
2
       // GPU PARAMETERS
3
       int threads_per_block = 1024;
       int blocks_per_grid = size / threads_per_block;
6
       initialExchange << blocks_per_grid, threads_per_block >>> (array,
          size);
       for (int group_size = 4096; group_size <= size; group_size <<= 1)
       { // group_size doubles in each reccursion
           for( int distance = group_size >> 1; distance > 1024; distance
               >>=1)
           {
               // Handle large distances (>1024)
               exchange_V0 <<<blocks_per_grid, threads_per_block>>>(array,
                   size, group_size, distance);
           }
           // Handle small distances (<=1024)
18
           exchange_V1 << blocks_per_grid, threads_per_block >>> (array,
              size, group_size);
       }
  }
```

Listing 3: Bitonic Sort algorithm of V1

#### Initial Exchange

As mentioned before, the algorithm starts by sorting small group sizes and doubles the group\_size until it reaches the full size of the array. This means that we can sort all groups until the group consists of 2048 elements optimally, because the distance will never exceed 1024, thus fulfilling the local block synchronization requirement. This is done using a single call of the initialExchange kernel function presented in Listing 4.

In this implementation, we call the \_\_syncthreads() function after each exchange to ensure that all threads within a block have completed their operations and are working with the latest data.

```
__global__ void initialExchange(int *array, int size)
2
       int tid = threadIdx.x + blockIdx.x * blockDim.x;
3
       for (int group_size = 2; group_size <= 2048; group_size <<= 1)
           for (int distance = group_size >> 1; distance > 0; distance
              >>= 1)
               int idx = (tid / distance) * distance * 2 + (tid %
9
                  distance);
               int partner = idx ^ distance;
               bool sort_descending = idx & group_size;
               if (idx < size && partner < size && idx < partner)
               { // ensure bounds are checked before accessing array
                   if (!sort_descending && array[idx] > array[partner])
                        // keep min elements
18
                        swap(array, idx, partner);
                   }
                   if (sort_descending && array[idx] < array[partner])</pre>
                        // keep max elements
23
                        swap(array, idx, partner);
24
                   }
                    __syncthreads();
               }
           }
       }
  }
```

Listing 4: Initial Exchange

Once this kernel completes its execution, the next step of the Bitonic Sort doubles the group size, exceeding 2048 elements. At this stage (4096), the distance starts at 2048, requiring 2048 threads for the exchange process, which are now divided into two blocks, making us rely on global memory for coordination. From this point forward, and until the array is fully sorted, large distances (¿1024) will be handled by exchange\_V0 and smaller distances (¡=1024) by exchange\_V1.

#### V1 Exchange

Version 1 operates similarly to the initial exchange phase of the algorithm, with one key difference: it takes group\_size as an input to determine whether elements should be sorted in ascending or descending order, therefore eliminating the outer for loop.

The remaining for loop is the main improvement over Version 0, as Version 1 performs all exchanges for distances up to 1024 within a single kernel call, as shown in Listing 5. A \_\_syncthreads() call is placed after every exchange to ensure that all threads within a block have completed their exchanges before proceeding to the next.

```
__global__ void exchange_V1(int *array, int size, int group_size)
2
       int tid = threadIdx.x + blockIdx.x * blockDim.x;
3
       for (int distance = 1024; distance > 0; distance >>= 1)
           int idx = (tid / distance) * distance * 2 + (tid % distance);
           int partner = idx ^ distance;
           bool sort_descending = idx & group_size;
9
           if (idx < size && partner < size && idx < partner)
           { // ensure bounds are checked before accessing array
               if (!sort_descending && array[idx] > array[partner])
                   // keep min elements
                   swap(array, idx, partner);
               }
               if (sort_descending && array[idx] < array[partner])</pre>
               {
                   // keep max elements
                   swap(array, idx, partner);
               }
               __syncthreads();
25
           }
       }
  }
```

Listing 5: V1 Exchange algorithm

#### Global Memory Latency

Although Version 1 reduces synchronization overhead by utilizing local block synchronization, it still relies entirely on global memory for data access. Since global memory has high latency, frequent memory accesses can slow down performance. The goal of the next version (V2) is to address this issue by utilizing shared memory, which allows faster data exchange within thread blocks and reduces the need for costly global memory accesses.

# 2.3 V2: Shared Memory Optimization

Version 2 builds upon the optimizations introduced in V1 by utilizing CUDA's shared memory.

#### Shared Memory

Shared memory in CUDA is accessible by all threads within a block. Compared to global memory, shared memory provides faster access. In fact, shared memory latency is roughly 100x lower than uncached global memory latency when no bank conflicts occur.

To access an array through shared memory, we have to make a copy of the array from global memory to shared memory. We use three key variables:

- Local Thread Id: The Id of a thread in shared memory.
- Global Thread Id: The position of an element in the global array.
- Offset: The number of elements to skip in the global array because they belong to a different block, as each block loads 2048 consecutive elements into shared memory.

```
int local_tid = threadIdx.x;
int global_tid = local_tid + blockIdx.x * blockDim.x;
int offset = blockIdx.x * blockDim.x * 2;
```

To copy the data to and from shared memory, we use the two helper functions as shown in Listing 6. The functions <code>load\_global\_to\_local</code> and <code>load\_local\_to\_global</code> handle the transfer of data between global and shared memory. By utilizing the variables explained above, we ensure that each block loads its specific 2048 elements from the global memory into shared memory correctly without overlap and vice versa.

```
__device__ void load_global_to_local(int *array, int *local_array, int
       size, int local_tid, int offset)
  {
      if (local_tid + offset < size && local_tid + offset + blockDim.x <
           size)
      {
           local_array[local_tid] = array[local_tid + offset];
           local_array[local_tid + blockDim.x] = array[local_tid + offset
               + blockDim.x];
           __syncthreads();
8
      }
9
  }
   __device__ void load_local_to_global(int *array, int *local_array, int
       size, int local_tid, int offset)
  {
      if (local_tid + offset < size && local_tid + offset + blockDim.x <
      {
           array[local_tid + offset] = local_array[local_tid];
           array[local_tid + offset + blockDim.x] = local_array[local_tid
               + blockDim.x];
18
           __syncthreads();
19
      }
  }
```

Listing 6: Algorithm to handle transfer of data

#### Initial and V2 Exchange

To take advantage of shared memory, we modify both the initialExchange and exchange\_V1 kernels. Specifically, we adjust the initialExchange from Version 1 to compute the index of the local array in shared memory using the previously explained parameters and formulas. It is important to calculate both the global\_idx and idx (local) values: global\_idx uses the global\_tid, while idx uses the local\_tid. The idx is used to determine the

partner element within the same block, whereas the sorting order is still determined by the position in the global array (using global\_idx).

The same strategy is followed in exchange\_V2 to load the array in shared memory and to access the right elements determined by the Bitonic Sort algorithm.

# 3 Performance Analysis

To evaluate the efficiency of the implemented versions (V0,V1,V2) at a large scale, we performed testing on the GPU partition of the **Aristotelis Cluster**, using a **NVIDIA Tesla P100** GPU.

#### 3.1 Execution Time

All versions (V0, V1, V2) were tested on varying input sizes, specifically for q = [20:27] elements, to assess scalability and performance against the qSort algorithm. As shown in Figure 2, leveraging CUDA provides a significant speedup across all versions when compared to qSort, particularly as the number of elements increases. This highlights the substantial efficiency gains achieved through parallelization on the GPU.




Figure 2: Execution time compared with qSort

Additionally, in Figure 3, we observe the impact of the different optimization techniques implemented across the versions. While Version 2 introduces shared memory optimization and delivers better performance than V0, it is slower than V1. This slowdown in

Version 2 can likely be attributed to the overhead of memory copying and synchronization between global and shared memory, which, while reducing latency in many cases, also introduces additional complexity in certain configurations. Despite our efforts to further optimize, this trade-off in execution time persists, and unfortunately, we were unable to fully overcome this challenge to achieve faster execution than V1.




Figure 3: Execution times of different versions

In summary, the specific optimizations introduced by the different versions that result in the above execution time acceleration are:

- **V0**: The baseline version that uses basic parallelization with CUDA, offering a significant speedup over the qSort implementation due to the parallel nature of the algorithm. Despite lacking advanced optimizations, V0 outperforms qSort by a large margin.
- V1: Implements global synchronization optimizations, further reducing execution time compared to V0 by minimizing unnecessary waiting between threads.
- **V2**: Utilizes shared memory to improve data access, but its performance is slightly hindered by synchronization overhead, making it slower than V1 in certain cases.

## 3.2 Speedup

Figure 4 shows the acceleration of each version in comparison to qSort. Version V1 demonstrates the most significant acceleration, benefiting from the optimizations introduced, while Version V2, despite using shared memory, shows a slight performance drop compared to V1. This suggests that while shared memory can improve efficiency in some contexts, other factors like synchronization overhead or thread management may limit its overall performance in this case.




Figure 4: Speedup from qSort

## 4 Conclusion

In conclusion the implementation of Bitonic Sort with CUDA has a significant improvement in execution time and can be extremely effective when handling large datasets. By leveraging parallel processing capabilities of the GPU, the CUDA implementation vastly outperforms the sequential qSort, with further improvements observed in the optimized versions. The results underscore the effectiveness of utilizing GPU to enhance the scalability and performance of sorting algorithms.

# GitHub repository

You can find the full source code of our implementation in this Github repository.

# References

- [1] Bitonic Sort Visualization. Available here.
- [2] Shared Memory in CUDA. Available here
- [3] CUDA Memory Model. Available here.

# Acknowledgments

We would like to acknowledge the use of ChatGPT for assisting in editing parts of this report for clarity, as well as GitHub Copilot for its support in generating Python plotting scripts that contributed to the creation of the result figures.