


# Project 1 Scratch

## Elementary chips


Not




a	b	NAND
0	0	1
0	1	0
1	0	0
1	1	0

only dealing w/  
these situations

And



Or



XOR

See  
1.4

16-bit chips - Each bit processed independently

Not/16

→ just a bunch of  
Not chips 1 per  
bit



And/16

Mux/16  
→ Can be made w/ Not/16 and And/16 chips  
OR

Or/16  
chips




Multi Way Chips - bit values processed together

Or 8 Way




→ Or'ing values together  
- If a single bit is 1 in  
input, out is 1

Mux 4 Way/16




Mux 8 Way/16

→ Same as above but 8 choices



DMux 4 Way




complex way

sel[1]	sel[0]	in
0	0	a
0	1	b
1	0	c
1	1	d

better way  
2nd bit first

DMux 8 Way



sel[2]	sel[1]	sel[0]	out
0	0	0	a
0	0	1	b
0	1	0	c
0	1	1	d
1	0	0	e
1	0	1	f
1	1	0	g
1	1	1	h

last bit  
or  
selector first

# Project 2

## Half Adder

input two bits  
outputs sum and carry




a	b	sum	carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1
1	1	1	1


Rightmost column is identical to  
XOR output of elementary gate




## Full Adder




Can build from  
2 half adders  
+  
more  
functionality



## 16 bit adder



Now full adders  
Know each step, now just need to do repeatedly  
For 16-bit adder, simply repeat  
1 full adder (first step)  
16 full adders  
for each column step



## Predict Carry?

A	B	C <sub>in</sub>	C <sub>out</sub>
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

If A & B different from 0  
(A=0 or B=0) then carry is 1  
if both 1, carry is 1  
otherwise carry is 0

$$\begin{aligned} C_0 &= (A \text{ AND } B) \text{ OR } ((A \text{ NOT } B) \text{ AND } C_{in}) \\ &\text{Carry generated by "parallel" propagates circuit} \\ &\text{Carry generated by "sequential" propagates circuit} \\ &C_1 = P_1 \cdot C_0 \\ &C_2 = P_2 \cdot C_1 \\ &C_3 = P_3 \cdot C_2 \\ &\dots \\ &C_n = P_n \cdot C_{n-1} \end{aligned}$$

Also,  $C_m = C_{m-1} + P_m \cdot C_{m-1}$

$C_m = C_{m-1} + P_m \cdot C_{m-1}$  (Carry before)

Don't need to separately compute carry loop? any carry, always all 1's/0's

can compute adds in parallel


## 16 bit incrementor



Implementation size:  
The single input and 1 value are represented in HBL as  
value and true  
add true w/ 16-bit adder

conds  
 $b[0]=\text{true}$   
 $b[1]=\text{false}$   $3 = 0000000000000001$

## ALU




Implementation size:  
Building Block Area, and  
various other blocks in Project 1  
Can be built with less than 20  
lines of HDL code

Mux gates  
are good for  
"if" statements

To check negative  
→ check if msb is 1  
→ if input[31]=1

Mux 16  
is one of  
the few  
chips  
so far  
that takes  
16-bit  
at same  
time




Need to go in order

$x$   $\xrightarrow{\text{sel}}$  Mux1  $\xrightarrow{\text{sel}}$  Mux2  $\xrightarrow{\text{sel}}$  Mux3  $\xrightarrow{\text{sel}}$  Mux4  $\xrightarrow{\text{sel}}$  Mux5  $\xrightarrow{\text{sel}}$  Mux6  $\xrightarrow{\text{sel}}$  Mux7  $\xrightarrow{\text{sel}}$  Mux8  $\xrightarrow{\text{sel}}$  Mux9  $\xrightarrow{\text{sel}}$  Mux10  $\xrightarrow{\text{sel}}$  Mux11  $\xrightarrow{\text{sel}}$  Mux12  $\xrightarrow{\text{sel}}$  Mux13  $\xrightarrow{\text{sel}}$  Mux14  $\xrightarrow{\text{sel}}$  Mux15  $\xrightarrow{\text{sel}}$  Mux16  $\xrightarrow{\text{sel}}$  out

## Possibilities w/ ALU


pre-setting the x input	pre-setting the y input	selecting between computing + or &	post-setting the output	Resulting ALU output
zx	nx	zy	ny	f
if zx then x=x else x=x	if ny then y=y else y=y	if f then out=x+y else out=x*y	if no then out=out else out=out	out(x,y)=
1	0	1	0	0
1	1	1	1	1
1	1	1	0	-1
0	0	1	1	x
1	1	0	0	0
0	0	1	1	!x
1	1	0	0	1
0	0	1	1	-x
1	1	0	0	1
0	1	1	1	x+1
1	1	0	1	1
0	0	1	1	0
1	1	0	1	1
0	0	0	0	y+1
0	1	0	0	x-1
1	1	0	1	0
0	0	0	0	y-1
0	0	1	0	x+y
0	1	0	0	1
0	0	0	1	y-x
0	0	0	0	0
0	1	0	1	x*y



# Project 3 - Memory and RAM

## 1-bit register

Goal: Remember bit 'forever' until asked to load new value



DFF  
→ only stores info for 1 time unit  
→ also stores 'in' bit

Bit chip  
→ stores for many cycles  
→ only stores 'in' if load=1

## 16-bit Register

Most basic memory element: Register → from multiple single bit registers

→ can easily make multi-bit

→ can be 16bit, 32bit, etc.

→ block comp is 16bit → block = value stored in register

→ keeps loading value when Mux changes w/ load

→ User perspective

→ to READ: probe out

→ to Write: set in=V, set load = 1

→ from next cycle onwards emits V




## RAM M8



→ sequence of n addressable registers, addresses 0 to M-1

→ basically array of registers

→ at any given time, only focus on one register, based on address



## RAM64

→ 8 RAM8s  
→ same as RAM8, with RAM8s instead of registers




All following are progression of previous one

RAM64  
↓ 8x  
RAM8  
↓ 8x  
RAM4K


↓ 8x  
RAM16K

## Program Counter

ctrl bits "most important things"  
→ set 0  
→ set to value  
→ change counter value  
→ stop counting




→ if reset=1, PC emits 0  
→ else if load=1, out[11]=in[11] (setting counter value)  
→ else if inc=1, counter increments  
→ else out[11]=out[11] counter works  
→ for if, else, use Mux chips → b=1, a=0  
→ do last else first



# Project 4

## Mult

▼ program that multiplies



- Machine language does not have mult
- Need to use loop, and addition/subtraction

$$R2 = R0 * R1$$

## Pseudocode:

```

int i = 0
int mult1 = R1
int mult2 = R0
int product, R2 = 0

for (int i=1; i < R1; i++) {
    product += R0
}
    
```

3

```

Set Computer: 1024...1024 (count n numbers)
Registers: R0, R1, D, M, I, PC, SP, ACC, R2, Z, N, V, C
Memory: RAM[0-1023], ROM[0-1023]
Stack: S[0-1023]
Program Counter: PC[0-1023]
Program Status Register: PSR[0-1023]

```

Registers and memory are initialized to zero.

**Loop:**

- (Loop)**
- (mult1)**  $D = M$   $i = D - M$   $SJL$  If  $R1 - i \leq 0$  then  $Z = 1$
- (mult2)**  $D = M$   $product = product + R0$   $M = D + M$
- (i)**  $M = M + 1$   $LOOP$   $OJMP$  unconditional jump to beginning of loop
- (STOP)**  $OJMP$  unconditional jump to beginning of loop

**Symbols:**

comp	1 1 2 2 3 3 4 4 5 5 6 6 7 7 8 8 9 9 10 10	comp	11 12 12 13 13 14 14 15 15 16 16 17 17 18 18 19 19 20 20
comp	1 1 2 2 3 3 4 4 5 5 6 6 7 7 8 8 9 9 10 10	comp	11 12 12 13 13 14 14 15 15 16 16 17 17 18 18 19 19 20 20

**Binary system:**

1 1 2 2 3 3 4 4 5 5 6 6 7 7 8 8 9 9 10 10	11 12 12 13 13 14 14 15 15 16 16 17 17 18 18 19 19 20 20
1 1 2 2 3 3 4 4 5 5 6 6 7 7 8 8 9 9 10 10	11 12 12 13 13 14 14 15 15 16 16 17 17 18 18 19 19 20 20

## Fill

- if any key is pressed, screen turns black, when lifted, screen goes back to normal

#133: a simple interactive program



→ infinite loop that listens to keyboard

- 1) Must probe keyboard
- 2) Blacken or whiten screen (write memory map)

Implementation strategy:  
 • Listen to the keyboard  
 • To blacken / clear the screen, write code that fills the entire screen memory map with either "white" or "black" pixels  
 • Addressing the memory requires working with pointers

Testing:  
 • Select "no animation"  
 • Manual testing

→ infinite loop that probes keyboard

addr: SCREEN

Code = 0  
last screen word = 24575

(PROBE)

- Get source of keypress
- if code changes (bitwise or notewise)  
 △ FILLSCREEN

→ else  
 △ LIMITSCREEN  
 report PROBE

(FILLSCREEN)

- (Loop)
- if addr ≥ last screen word, goto STOP
  - RAM[addr] = FILL BITS
  - addr + offset + 1
  - goto loop
- (STOP)
- reset addr
  - go to PROBE

@SCREEN

D=A

@addr


M=D

@

→

# Project 5

## Memory



address  $01100\ 00000\ 10110$

$15^{\text{th}} \text{ bit} = 1 \rightarrow 2^{15} = 32768$

$15^{\text{th}} \text{ bit} = 0 \rightarrow 2^{15} = 0 - 32768$

$(\text{RAM})$  if  $15^{\text{th}}$  bit = 0, then accessing RAM  
if  $15^{\text{th}}$  bit = 1, then maybe screen/kbd

address  $1100\ 00000\ 10110$


$14^{\text{th}} \text{ bit} = 1 \rightarrow 2^{14} = 16384$

$14^{\text{th}} \text{ bit} = 0 \rightarrow 2^{14} = 0 - 16384$



$(\text{Screen})$  if  $14^{\text{th}}$  bit = 1, and 13<sup>th</sup> bit = 0, then accessing screen  
if  $14^{\text{th}}$  bit = 1, then accessing KBD

24576

## Computer



## CPU



Implementation tips:



- Cacheable: needs Register, Registers, PC, ALU
- Control: we HLL, returning to route instruction bits to the control bits of the relevant chips.

→ Need to take control bits, maybe do processes, send to various parts



If up code 0 = A instruction, A reg takes instruction  
If up code 1 = Construction, A goes from ALU output  
(If dest[2] = 1)

A ins OR dest[2] = C  
A reg



D reg

→ only takes if C ins  
and if dest  
bit = 1

A reg

ALU inputs

- From D-register
- From A-reg/M-reg
- ALU control inputs
- Control bits from instructions

ALU outputs

- Result of ALU calc
- Fed into all 3, but which one receives
- Fed outside to M-reg
- which one receives is determined by destination bits

M reg

→ replaces A if abit = 1



- If reset = 1, PC emits 0
- else if load = 1, out[4] = in[0]
- Getting counter value
- else if Cinc = 1, PC increments
- else out[4] = 0 & counter value
- Noting ZF

if load = 1, then out[4] = whatever in A reg (counter)

Noting ZF

zf = 1  
zf = 0  
zf = 0

dest	comp1	comp2	comp3	comp4
0000	0	0	0	0
0001	0	0	0	1
0010	0	0	1	0
0011	0	0	1	1
0100	0	1	0	0
0101	0	1	0	1
0110	0	1	1	0
0111	0	1	1	1
1000	1	0	0	0
1001	1	0	0	1
1010	1	0	1	0
1011	1	0	1	1
1100	1	1	0	0
1101	1	1	0	1
1110	1	1	1	0
1111	1	1	1	1

dest = comp1 + comp2		Binary system		Hexadecimal system	
00	00	0000	00	00	00
01	01	0001	01	01	01
10	10	0010	02	02	02
11	11	0011	03	03	03
20	20	0100	04	04	04
21	21	0101	05	05	05
22	22	0110	06	06	06
23	23	0111	07	07	07
30	30	1000	08	08	08
31	31	1001	09	09	09
32	32	1010	0A	0A	0A
33	33	1011	0B	0B	0B
40	40	1100	0C	0C	0C
41	41	1101	0D	0D	0D
42	42	1110	0E	0E	0E
43	43	1111	0F	0F	0F

Binary system: 00000000000000000000000000000000

Hexadecimal system: 0000 0000 0000 0000 0000 0000 0000 0000

Binary system: 00000000000000000000000000000001

Hexadecimal system: 0000 0000 0000 0000 0000 0000 0000 0001

Binary system: 00000000000000000000000000000010

Hexadecimal system: 0000 0000 0000 0000 0000 0000 0000 0002

Binary system: 00000000000000000000000000000011

Hexadecimal system: 0000 0000 0000 0000 0000 0000 0000 0003

Binary system: 00000000000000000000000000000100

Hexadecimal system: 0000 0000 0000 0000 0000 0000 0000 0004

Binary system: 00000000000000000000000000000101

Hexadecimal system: 0000 0000 0000 0000 0000 0000 0000 0005

Binary system: 00000000000000000000000000000110

Hexadecimal system: 0000 0000 0000 0000 0000 0000 0000 0006