{"payload":{"header_redesign_enabled":false,"results":[{"id":"134839690","archived":false,"color":"#b2b7f8","followers":4,"has_funding_file":false,"hl_name":"ekuznetsov139/fpga","hl_trunc_description":"Test FPGA designs","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":134839690,"name":"fpga","owner_id":12205429,"owner_login":"ekuznetsov139","updated_at":"2018-09-20T22:31:30.382Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":89,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aekuznetsov139%252Ffpga%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/ekuznetsov139/fpga/star":{"post":"dORTOqUAqGDuGxKEEcpKDIOzzTOiT4vYF-qP5Cq57jF_tbrrgHu1jbLkpY_uXFdR3A2EOrk-PppJ0OvX053NFw"},"/ekuznetsov139/fpga/unstar":{"post":"euRaJhjSE_l32YoYDrlnVUugrE-Vb2aXayhJnrNYWNRBVtUkF17pZ9Fuyw1sPhE7AjJ1CItxvVwWZ3rMScbQ1A"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"6aXF2b5MDEmusOaEwyr2BBjDIFnwnKhDt4xE4SBRSz3fNjAwm4p2nsGIvgfo5ygMxGTu8la3HlCflJl4ths6yQ"}}},"title":"Repository search results"}