

# Sinusoid-Locked Loops based on the Principles of Synchronous Machines

Qing-Chang Zhong, *Senior Member, IEEE*, and Phi-Long Nguyen

**Abstract**—Phase-locked loops (PLL), which are widely applied to track the phase of a periodic signal, play an important role in modern electrical engineering. For some applications, it is also necessary to track the amplitude and the frequency of a signal (often sinusoidal), in addition to its phase. A strategy/device that is able to track the amplitude, frequency and phase of the fundamental component of a signal is called a sinusoid-locked loop (SLL). For a synchronous machine connected to the utility grid, the real and reactive power exchanged with the grid can be controlled to be zero. In this case, the machine is floating on the grid and the phase, the frequency and the amplitude of the voltage generated by the machine are the same as those of the grid voltage, respectively. In this paper, following the recently-proposed synchronverter concept, a virtual synchronous machine is controlled to implement this function so that it is operated as an SLL to provide the phase, frequency and amplitude of the fundamental component of the signal supplied. Both simulation and experimental results are provided to demonstrate its excellent performance, with comparison made to some major PLLs.

**Index Terms**—Phase-locked loop (PLL), sinusoid-locked loop (SLL), synchronverters, second-order generalised integrator (SOGI), sinusoidal tracking algorithm (STA), synchronisation, enhanced phase-locked loop (EPLL).

## I. INTRODUCTION

More and more renewable energy sources are being connected to the grid. The most important and basic requirement for these applications is to synchronise the generated voltage with the grid voltage [1]–[4]. The information about the phase, the frequency and the amplitude of the fundamental component of the utility grid voltage must be provided quickly and accurately so that grid-connected inverters could be controlled to generate synchronised voltages with the connected grid.

There exist many open-loop and closed-loop phase-detection algorithms. The simplest open-loop method is zero-crossing [5] under the assumption that the voltage frequency is constant at least within half cycle. This method suffers from a slow update rate because the updated phase information is available only every half cycle. It is also unreliable because multiple zero-crossings could happen when the voltage is distorted [6]. More sophisticated open-loop phase-detection algorithms include the space-vector filter (SVF) based method [7], the extended Kalman filter (EKF) method [7] and the weighted least square estimation (WLSE) based method [8]. These techniques are often found to be sluggish with high sensitivity to frequency deviations, voltage distortions and voltage unbalances [5].

The authors are with the Department of Aeronautical and Automotive Engineering, Loughborough University, Leicestershire LE11 3TU, United Kingdom. All correspondences should be addressed to Q.-C. Zhong, Tel: +44-1509-227 223, fax: +44-1509-227 275, Email: zhongqc@ieee.org.

Closed-loop methods often employ a phase-locked loop (PLL) system, where a voltage-controlled oscillator (VCO) is designed to track the phase of the input signal. PLLs have been adopted as a part of the controllers for most of the grid-connected applications nowadays, e.g. in renewable energy applications [9], [10], FACTS devices [11], [12], active power filters [13], UPS applications [14] and power quality control [15]. The robustness and accuracy of the PLL are essential to the operation of these controllers [11], [16].

The most common technique used in three-phase applications is based on the synchronous reference frame (SRF-PLL) [17]–[19]. Similar operating concept can also be found in [20]. Although this technique can achieve excellent performance under ideal grid conditions, its response with unbalanced voltages is unacceptable with second harmonics existing in the PLL output because of the presence of the negative sequence [4], [20]. Reducing the PLL bandwidth could mitigate this problem but with the cost of lowering the dynamic performance [4]. In order to overcome this drawback, several advanced solutions have been proposed recently. In [4], two decoupled synchronous reference frames rotating in opposite directions were proposed to isolate and cancel the negative sequence of the grid voltage. Therefore, only positive sequence signal could pass through the PLL so that the steady-state errors and oscillations could be eliminated. One problem with this is that it does not take into account the effect of harmonics [6], which can be dealt with the delayed signal cancellation (DCS) operators proposed in [6], [21]. Another method was proposed on the stationary reference frame  $\alpha\beta$  to isolate the negative sequence by generating a 90-degree shifted signal from the  $\alpha\beta$  voltage with the second-order generalised integrator (SOGI) technique [22] [23], [24] and then the positive-sequence can be processed with a traditional SRF-PLL or a frequency-locked loop (FLL). A complex-coefficient filter (CCF) was proposed in [25] to extract the positive sequence to be processed with an SRF-PLL.

Although synchronisation is required in both three- and single-phase applications, the synchronisation in single-phase applications is much more difficult because the instantaneous single-phase voltage could not be treated as an instantaneous space vector [3]. Therefore the common solutions of several recent proposals for single-phase synchronisation are based on three-phase synchronisation, i.e. to generate a quadrature component  $v_q$  of the input signal  $v$  and then to treat the two perpendicular components as the output  $v_\alpha$  and  $v_\beta$  of the Clark transformation from three-phase instantaneous voltage signals  $v_a$ ,  $v_b$  and  $v_c$  [3], [22], [26]. The SOGI-based PLL proposed in [26], as shown in Figure 1, is one of such implementations.



In this paper, it is assumed that the number of pairs of poles for each phase is 1 and hence the mechanical speed of the machine is the same as the electrical speed of the electromagnetic field.

Similarly to the control of a synchronous generator, there are two control channels: one for the real power and the other for the reactive power. The real power is controlled by a frequency droop control loop, using the (imaginary) mechanical friction coefficient  $D_p$  as the feedback gain. This loop regulates the (imaginary) speed  $\dot{\theta}$  of the synchronous machine and creates the phase angle  $\theta$  for the generated voltage  $e$ . The reactive power is controlled by a voltage droop control loop, using a voltage droop coefficient  $D_q$ . This loop regulates the field excitation  $M_f \dot{i}_f$ , which is proportional to the amplitude of the voltage generated.




Figure 3. The controller for a synchronverter

### III. DESIGN OF THE PROPOSED SINUSOID-LOCKED LOOP

#### A. A single-phase synchronous machine (SSM) connected to the grid

The simplified model of an SSM connected to the grid is depicted in Figure 4, where the grid voltage is denoted as  $v = v_m \sin \theta_v$  and the SSM is modelled as a voltage source  $e = E \sin \theta$ , which represents the generated voltage, in series with the synchronous reactance  $X_s$ .

The real power  $P$  and reactive power  $Q$  flowing out of the SSM are [2], [12]

$$P = \frac{v_m E}{2X_s} \sin(\theta - \theta_v), \quad (4)$$

and

$$Q = \frac{v_m}{2X_s} [E \cos(\theta - \theta_v) - v_m]. \quad (5)$$

The factor 2 in the denominator is because  $E$  and  $v_m$  are peak amplitude values instead of RMS values. The SSM is considered to be synchronised and floating on the grid [2] if and only if

$$\begin{cases} E = v_m, \\ \theta = \theta_v. \end{cases} \quad (6)$$

In this case,  $P = 0$  and  $Q = 0$ . In other words, if  $P$  and  $Q$  could be driven to zero then the condition (6) is satisfied and the generated voltage  $e$  is the same as the input (terminal) voltage  $v$ .




Figure 4. Model of an SSM connected to the grid





Figure 5. The proposed sinusoid-locked loop (SLL)

#### B. Implementation of the SLL

As mentioned above, the idea of the proposed SLL is to operate a virtual (single-phase) synchronous generator with  $P = 0$  and  $Q = 0$  so that the generated voltage  $e$  is the same as the fundamental component of the terminal voltage (or input voltage)  $v$ . Hence, the controller of the synchronverter shown in Figure 3 can be adopted to implement it after making necessary changes. The proposed SLL is shown in Figure 5(a), which is able to provide the frequency  $\dot{\theta}$ , phase  $\theta$ , voltage amplitude  $E$  and a recovered voltage  $e$  for the terminal voltage (or input voltage)  $v$ .

As discussed above, the desired real power and reactive power should all be set as 0. For single-phase applications, the instantaneous values of  $T_e$  and  $Q$  given in (1) and (3) are

pulsating. Hence, their average values

$$T_e = \frac{1}{T} \int_{t-T}^t M_f i_f i \sin \theta dt, \quad (7)$$

$$Q = -\frac{1}{T} \int_{t-T}^t \dot{\theta} M_f i_f i \cos \theta dt, \quad (8)$$

where  $T = \frac{2\pi}{\dot{\theta}}$  is the period of voltage  $v$ , should be used. The amplitude of the generated voltage  $e$  is

$$E = \dot{\theta} M_f i_f$$

and the instantaneous value of the generated voltage  $e$  is

$$e = \dot{\theta} M_f i_f \sin \theta = E \sin \theta, \quad (9)$$

which should track that of the input signal  $v$ .

The stator current  $i$ , which is the inductor current in the case of a synchronverter, should be generated internally as the voltage difference between  $e$  and  $v$  divided by the virtual synchronous reactance  $X_s(s) = sL + R$ , i.e.,

$$i = \frac{e - v}{sL + R}. \quad (10)$$

This completes the (virtual) current feedback loop, which is crucial for the synchronisation process.

1) *Tracking the frequency and the phase:* For synchronverters, the reference frequency  $\dot{\theta}_r$  is provided and the actual frequency  $\dot{\theta}$  is normally not the same as  $\dot{\theta}_r$  because of the frequency droop control. For an SLL,  $\dot{\theta}$  should track the frequency of voltage  $v$ , denoted  $\dot{\theta}_v$ , in order to drive  $T_e$  to 0. Hence, it is expected that  $\dot{\theta}_r = \dot{\theta}_v$  and a mechanism should be added to achieve this.

After setting the desired real power to zero for a synchronverter, the electromagnetic torque  $T_e$  can be driven to zero only when the output of the frequency droop control block  $D_p$  is zero, which means  $\dot{\theta}$  should be the same as the reference frequency  $\dot{\theta}_r$ . This is actually what is expected. Hence, on one hand, the output of the frequency droop control block  $D_p$  needs to be zero and, on the other hand, a reference frequency  $\dot{\theta}_r$  needs to be generated so that  $\dot{\theta}_r = \dot{\theta}_v$ . These can be achieved by the integrator  $\frac{K_i}{s}$  in Figure 5(a). At the steady state,  $T_e$  is driven to zero and the real power generated is

$$P = \dot{\theta} T_e = 0 \quad (11)$$

as well. As a result,  $\dot{\theta}$  is the same as the (angular) frequency  $\dot{\theta}_v$  of voltage  $v$  and the phase  $\theta$  is the same as the phase  $\theta_v$  of voltage  $v$  as well, i.e.,

$$\begin{cases} \dot{\theta} = \dot{\theta}_v, \\ \theta = \theta_v. \end{cases} \quad (12)$$

The SLL tracks the frequency and phase well.

2) *Tracking the voltage amplitude:* The voltage droop control in synchronverters is not needed for the SLL because the generated voltage is expected to be the same as the voltage  $v$ . The desired reactive power is set to 0 and the loop to drive the reactive power  $Q$  to zero is kept. At the steady state,  $Q = 0$  in addition to  $P = 0$ . Hence, (5) is equivalent to

$$E = v_m. \quad (13)$$

Together with (12), the condition (6) is satisfied and the SLL is synchronised with the voltage  $v$ .

It is worth noting that one advantage of the SLL is that the frequency, phase, voltage amplitude and the recovered signal are all directly available internally without any extra calculation.

### C. Tuning of the parameters

The SLL mainly contains an amplitude loop to regulate the reactive power (and the voltage), a frequency loop to regulate the real power (and the frequency  $\dot{\theta}$ ) and a loop to generate the reference frequency  $\dot{\theta}_r$  for the frequency loop.

The time constant of the frequency loop is

$$\tau_f = \frac{J}{D_p}. \quad (14)$$

The choice of  $\tau_f$  determines the dynamic response of the loop. It is proportional to the moment of inertia  $J$ . A large  $\tau_f$  is equivalent to having a large  $J$ , which makes the SLL less sensitive to variations in the grid frequency and also makes the system more stable. However, the response is slow. A small  $\tau_f$  is equivalent to having a small  $J$ , which leads to fast frequency tracking. As a general rule of thumb,  $\tau_f$  can be chosen much smaller than the period of the voltage  $v$  so that the frequency can be tracked very quickly.

The time constant of the amplitude loop is proportional to

$$\tau_q = \frac{K}{\dot{\theta}_n} \quad (15)$$

and the amplitude loop generates  $M_f i_f$ , which directly affects the amplitude of  $e$  in (9). Hence the choice of  $\tau_q$  affects the dynamic response of the amplitude tracking. Generally, the frequency loop should be tuned much faster than the amplitude loop, which is normally the case because  $\tau_f$  is often chosen much smaller than the period of the voltage  $v$ . This allows the voltage to be established. Otherwise  $M_f i_f$  and eventually the voltage amplitude  $E$  would be driven to zero, which is also an equilibrium point of the system, before the frequency and phase could be synchronised. However, if a very large  $\tau_q$  is chosen, it would take long time for the voltage amplitude  $E$  to track  $v_m$ .

The inductance  $L$  and resistance  $R$  of the virtual synchronous reactance  $X_s$  can be chosen small to enable a large transient current  $i$ , which helps speed up the tracking process. However, too small  $L$  and  $R$  may cause oscillations in the frequency estimated. Moreover, the ratio  $\frac{R}{L}$  is the cut-off frequency of the filter  $\frac{1}{sL+R}$ , which determines the capability of filtering out the harmonics from the voltage  $v$ .

The loop to generate the reference frequency  $\dot{\theta}_r$  is an outer loop for the frequency loop so it should be tuned much slower than the frequency loop. Its time constant is

$$\tau_{fn} = \frac{1}{D_p K_i}$$

and can be tuned as  $\tau_{fn} = (10 \sim 100)\tau_f$ .

Table I  
PARAMETERS OF THE SLL FOR SIMULATIONS AND EXPERIMENTS

Parameters	Values	Parameters	Values
$f_n$	50 Hz	$J$	$2.0264 \times 10^{-5}$
$\tau_f$	0.0005 s	$K$	4809.6
$\tau_{fn}$	0.049 s	$K_i$	100
$\tau_q$	18.37 s	$L$	0.3 mH
$D_p$	0.2026	$R$	0.01 $\Omega$

#### D. An equivalent structure of the SLL

The proposed SLL shown in Figure 5(a) can be redrawn as shown in Figure 5(b) to see the differences from conventional PLLs. The hold filter

$$H(s) = \frac{1 - e^{-Ts}}{Ts}$$

with  $T = \frac{2\pi}{\theta}$  is adopted to take the average value of the incoming signal.

With comparison to the STA or EPLL shown in Figure 2, the proposed SLL has the following features:

- 1). the error signal  $v - e$  is passed through a low-pass filter  $\frac{1}{Ls+R}$ , which reduces the impact of the harmonics in  $v$  and also amplifies the difference to speed up the tracking process because  $R$  and  $L$  are often chosen small.
- 2). the hold filter  $H(s)$  is applied to both channels, which removes the ripples in the signal entering the integrators and reduces the variations in frequency  $\theta$  and amplitude  $E$ .
- 3). the frequency  $\theta$  is forwarded into the voltage channel, which speeds up the tracking process when frequency changes.
- 4).  $M_{fi_f}$  is forwarded into the frequency channel, which speeds up the tracking process when voltage changes.
- 5). a local feedback loop consisting of  $D_p$  and  $\frac{K_i}{s}$  is added to the frequency loop, which is equivalent to cascading  $\frac{s+D_p K_i}{s+D_p K_i+D_p/J} = \frac{s+1/\tau_{fn}}{s+1/\tau_{fn}+1/\tau_f}$  to  $\frac{1}{Js}$ . Since  $\tau_{fn} \gg \tau_f$ ,  $\frac{s+D_p K_i}{s+D_p K_i+D_p/J}$  is a lead compensator. It provides phase lead at high frequencies and enhances the responsiveness and stability of the system.

#### IV. SIMULATION RESULTS

Extensive simulations were carried out in MATLAB/Simulink to verify the proposed synchronisation method. The parameters of the SLL used in the simulations are given in Table I.

##### A. Tracking a distorted noisy signal with a non-stationary frequency

In addition to the fundamental component with  $v_m = 20\sqrt{2}$ , the voltage  $v$  contains a noise-added harmonic component

$$v_h(t) = 2\sqrt{2}\sin(3\omega_v t + 1.5) + 2\sqrt{2}\sin(5\omega_v t + 2.5) + n(t), \quad (16)$$

where  $n(t)$  is a uniform random noise with the amplitude of  $2\sqrt{2}$  V. The frequency  $f_v = \frac{\omega_v}{2\pi}$  of the signal, which varied from 40Hz to 60Hz periodically with the cycle of 8 s, is

Table II  
PARAMETERS FOR THE SOGI-BASED PLL AND THE STA

For the SOGI-based PLL	Values	For the STA	Values
$k$	1	$\mu_1$	200
$K_p$	2.5	$\mu_2$	500
$K_i$	50	$\mu_3$	0.01

expressed for the first period as

$$f_v = 50 + \sin(2\pi t) + \begin{cases} 0, & (0 < t \leq 2) \\ 10(t-2), & (2 < t \leq 3) \\ 10, & (3 < t \leq 3.5) \\ 10 - 18(t-3.5), & (3.5 < t \leq 4) \\ 1 - (t-4), & (4 < t \leq 5) \\ -5(t-5), & (5 < t \leq 7) \\ -10, & (7 < t \leq 8). \end{cases} \quad (17)$$

The relevant signals from the simulation are shown in the left column of Figure 6. It is worth mentioning that, although the amplitude of the fundamental component does not change, the amplitude of  $v$  does change because of  $v_h(t)$ . As a result, the estimated amplitude  $E$  is not a straight line. Although there was significant amount of harmonics and noise contained in the signal, the amplitude, frequency and phase of the fundamental component were tracked very well by the proposed SLL without any problem, even when there was a large step change in the frequency from 40Hz to 50Hz at  $t = 8$ s. The amplitude of the generated voltage  $e$  is very close to the reference fundamental amplitude  $v_m$  of  $v - v_h$ . It was insensitive to the amplitude of harmonic components and therefore tracked  $v_m$  very well.

For the purpose of comparison, the SOGI-based PLL shown in Figure 1 and the STA shown in Figure 2 were simulated with the parameters given in Table II, which were optimised to compromise the dynamic performance and stability. The relevant signals from the simulations are shown in the middle column of Figure 6 for the SOGI-based PLL and in the right column of Figure 6 for the STA. Although the phase of the reference signal was tracked well with both methods, the frequency variations were much larger than those obtained with the proposed SLL and the THD of the recovered voltages were much higher as well. The ripples in the voltage amplitude were bigger than those in the case with the proposed SLL. The SOGI-based PLL offered better performance than the STA in tracking the frequency (but worse than the proposed SLL). When the frequency jumped from 40Hz to 50Hz, it took slightly longer for the proposed SLL to follow the frequency than the other two methods.

##### B. Extracting the fundamental component from a noisy distorted square wave

In this simulation, the input signal  $v$ , as shown in Figure 7(a), is a clean square wave with the period of 19 ms and the amplitude of  $20\sqrt{2}$  V, added with the harmonic signal  $v_h(t)$  given in (16). Simulations were carried out with the same parameters used in the previous subsection for the




Figure 6. Simulation results: Tracking a distorted noisy signal with a non-stationary frequency




Figure 7. Simulation results: Extracting the fundamental component from a noisy distorted square wave

proposed SLL, the SOGI-based PLL and the STA to extract the fundamental component of  $v$ . The relevant signals are shown in Figure 7. The proposed SLL demonstrated excellent performance and is superior to the other two. The SOGI-based PLL caused noticeable frequency variations and the STA was not able to track the frequency while the proposed SLL followed the frequency very well. The STA caused noticeable variations in the amplitude detected and the SOGI-based PLL was not able to track the amplitude while the proposed SLL detected the amplitude very well. The recovered signals  $e$ , as shown in the left column of Figure 7(d), is clean and sinusoidal with the THD as low as 0.8% at the fundamental frequency of 52.63Hz but the recovered signals from the other two methods have significant amount of harmonics. The STA had difficulties in tracking the phase as well.

## V. EXPERIMENTAL RESULTS

Various experiments were carried out with a TI renewable energy kit, which is equipped with a floating point DSP TMS320F28335, with a sampling frequency of 10 kHz. The voltage signal  $v$  was properly conditioned and read by the DSP via the on-chip Analog to Digital Converter (ADC) module. The results of three experiments, for which the same parameters used in simulations were used, will be described below. The time constant of the frequency loop is five times of the sampling frequency and, hence, the frequency is expected to settle down in about 15~20 sampling periods, that is less than one tenth of the grid period. One experiment was carried out with the input signal taken from the utility grid and the other two experiments were carried out with the voltage signals adopted in the simulations, which were generated by the same DSP through a Digital to Analog (DAC) module.

### A. Tracking the grid voltage

The grid voltage was scaled down with a single-phase transformer and then shifted and conditioned by op-amps to form a signal that could be read by the ADC module. The same experiment was carried out with the proposed SLL, the SOGI-PLL and the STA with the results shown in the left column, middle column and right column of Figure 8, respectively. The phase was tracked well by all three methods. The proposed SLL tracked the voltage almost immediately, producing accurate frequency, amplitude and phase. Although the grid signal was not clean, the SLL did not have any difficulty in tracking it. Because there is no phase delay, the SLL can also be used as a filter. The SOGI-based PLL took about one cycle to produce the correct amplitude and half cycle to produce the correct frequency while the STA took about two cycles to produce the correct amplitude and one cycle to produce the correct frequency, all with noticeable overshoot. Apparently, the proposed SLL outperforms the other two significantly.

### B. Tracking a distorted noisy signal with a non-stationary frequency

The voltage signal used in Section IV-A was generated and sent out via a DAC channel as the voltage signal  $v$ . Again,

the experiment was carried out for the SLL, the SOGI-based PLL and the STA with the results shown in Figure 9. The experimental results matched very well with the simulation results shown in Figure 6. The proposed SLL tracked the varying frequency and the amplitude very well. The SOGI-based PLL was also able to track the frequency and the amplitude but with much bigger ripples. The frequency produced by the STA varied in a very wide band. The experimental results when the frequency jumped from 40 to 50 Hz are shown in Figure 10. The proposed SLL tracked the frequency jump well and settled down well. The SOGI-PLL tracked the frequency well but there were noticeable variations in the frequency after the jump. The STA was not able to deal with the jump in the frequency.

### C. Extracting the fundamental component from a noisy distorted square wave

The voltage signal used in Section IV-B was generated and sent out via a DAC channel as the voltage signal. Again, the experiment was carried out for the SLL, the SOGI-based PLL and the STA with the results shown in Figure 11. The experimental results matched the simulation results well. The proposed SLL was able to track the phase, frequency and amplitude but the SOGI-PLL cannot track the amplitude. The STA was not able to track the amplitude and the frequency well although the phase was tracked well. The voltage recovered by the proposed SLL is very clean but the voltages recovered by the other two methods contain significant harmonics.

## VI. CONCLUSION

Following the idea of synchronverters [34], a sinusoid-locked loop is proposed to track the fundamental component of a periodic signal based on the principles of grid-connected synchronous machines that do not exchange any power with the grid. Both simulation and experimental results have demonstrated its excellent performance in tracking the frequency and amplitude of the fundamental component of the signal, in addition to the phase. The response is much faster than the SOGI-based PLL and the STA, which are commonly used synchronisation methods for grid-connected inverters. The recovered voltage is very clean with a very low THD and the detected frequency and amplitude contain very small ripples. Some guidelines for tuning the parameters are also provided.

## ACKNOWLEDGEMENTS

The authors would like to thank Robert Owen for the generous donation of TI kits under the TI's European University Programme.

## REFERENCES

- [1] F. Blaabjerg, R. Teodorescu, M. Liserre, and A. Timbus, "Overview of control and grid synchronization for distributed power generation systems," *IEEE Trans. Ind. Electron.*, vol. 53, no. 5, pp. 1398–1409, Oct. 2006.
- [2] T. Wildi, *Electrical Machines, Drives and Power Systems*, 6th ed. Prentice-Hall, 2005.






Figure 8. Experimental results: Tracking the grid voltage




Figure 9. Experimental results: Frequency and amplitude tracking for a distorted noisy signal with a non-stationary frequency

- [3] S. Shinnaka, "A robust single-phase PLL system with stable and fast tracking," *IEEE Trans. Ind. Appl.*, vol. 44, no. 2, pp. 624–633, Mar./Apr. 2008.
- [4] P. Rodriguez, J. Pou, J. Bergas, J. Candela, R. Burgos, and D. Boroyevich, "Decoupled double synchronous reference frame PLL for power converters control," *IEEE Trans. Power Electron.*, vol. 22, no. 2, pp. 584–592, Mar. 2007.
- [5] A. Timbus, R. Teodorescu, F. Blaabjerg, and M. Liserre, "Synchronization methods for three phase distributed power generation systems. an overview and evaluation," in *Proc. of IEEE Annual Power Electronics Specialists Conference (PESC)*, 2005, pp. 2474–2481.
- [6] Y. Wang and Y. Li, "Grid synchronization PLL based on cascaded delayed signal cancellation," *IEEE Trans. Power Electron.*, vol. 26, no. 7, pp. 1987–1997, Jul. 2011.
- [7] J. Svensson, "Synchronisation methods for grid-connected voltage source converters," *IEE Proc. Generation, Transmission and Distribution*, vol. 148, no. 3, pp. 229–235, May 2001.
- [8] H.-S. Song and K. Nam, "Instantaneous phase-angle estimation algorithm under unbalanced voltage-sag conditions," *IEE Proc. Generation, Transmission and Distribution*, vol. 147, no. 6, pp. 409–415, Nov. 2000.
- [9] R. Teodorescu and F. Blaabjerg, "Flexible control of small wind turbines with grid failure detection operating in stand-alone and grid-connected mode," *IEEE Trans. Power Electron.*, vol. 19, no. 5, pp. 1323–1332, Sep. 2004.
- [10] B. Shen, B. Mwinyiwiwa, Y. Zhang, and B.-T. Ooi, "Sensorless maximum power point tracking of wind by DFIG using rotor position phase lock loop (PLL)," *IEEE Trans. Power Electron.*, vol. 24, no. 4, pp. 942–951, Apr. 2009.
- [11] J. Barrena, L. Marroyo, M. Vidal, and J. Apraiz, "Individual voltage balancing strategy for PWM cascaded H-Bridge converter-based STATCOM," *IEEE Trans. Ind. Electron.*, vol. 55, no. 1, pp. 21–29, Jan. 2008.
- [12] B. Singh, R. Saha, A. Chandra, and K. Al-Haddad, "Static synchronous compensators (STATCOM): A review," *IET Proc. Power Electron.*, vol. 2, no. 4, pp. 297–324, Jul. 2009.
- [13] F. Freijedo, J. Doval-Gandoy, O. Lopez, P. Fernandez-Comesana, and C. Martinez-Penalver, "A signal-processing adaptive algorithm for selective current harmonic cancellation in active power filters," *IEEE Trans. Ind. Electron.*, vol. 56, no. 8, pp. 2829–2840, Aug. 2009.
- [14] R. Santos Filho, P. Seixas, P. Cortizo, L. Torres, and A. Souza, "Comparison of three single-phase PLL algorithms for UPS applications," *IEEE Trans. Ind. Electron.*, vol. 55, no. 8, pp. 2923–2932, Aug. 2008.
- [15] M. Kesler and E. Ozdemir, "Synchronous-reference-frame-based control method for upqc under unbalanced and distorted load conditions," *IEEE Trans. Ind. Electron.*, vol. 58, no. 9, pp. 3967–3975, Sep. 2011.
- [16] L. Rolim, D. da Costa, and M. Aredes, "Analysis and software implementation of a robust synchronizing PLL circuit based on the pq theory," *IEEE Trans. Ind. Electron.*, vol. 53, no. 6, pp. 1919–1926, Dec. 2006.
- [17] V. Kaura and V. Blasko, "Operation of a phase locked loop system under distorted utility conditions," *IEEE Trans. Ind. Appl.*, vol. 33, no. 1, pp. 58–63, Jan./Feb. 1997.
- [18] L. Amuda, B. Cardoso Filho, S. Silva, S. Silva, and A. Diniz, "Wide bandwidth single and three-phase PLL structures for grid-tied PV systems," in *Proc. of the 28th IEEE Photovoltaic Specialists Conference (PVSC)*, 2000, pp. 1660–1663.
- [19] C. da Silva, R. Pereira, L. da Silva, G. Lambert-Torres, B. Bose, and S. Ahn, "A digital PLL scheme for three-phase system using modified synchronous reference frame," *IEEE Trans. Ind. Electron.*, vol. 57, no. 11, pp. 3814–3821, Nov. 2010.
- [20] S.-K. Chung, "A phase tracking system for three phase utility interface inverters," *IEEE Trans. Power Electron.*, vol. 15, no. 3, pp. 431–438, May 2000.
- [21] Y. Wang and Y. Li, "Three-phase cascaded delayed signal cancellation PLL for fast selective harmonic detection," *IEEE Trans. Ind. Electron.*, vol. PP, no. 99, p. 1, Jul. 2011.
- [22] X. Yuan, W. Merk, H. Stemmler, and J. Allmeling, "Stationary-frame generalized integrators for current control of active power filters with zero steady-state error for current harmonics of concern under unbalanced and distorted operating conditions," *IEEE Trans. Ind. Appl.*, vol. 38, no. 2, pp. 523–532, Mar./Apr. 2002.
- [23] G. Escobar, M. Martinez-Montejano, A. Valdez, P. Martinez, and M. Hernandez-Gomez, "Fixed-reference-frame phase-locked loop for grid synchronization under unbalanced operation," *IEEE Trans. Ind. Electron.*, vol. 58, no. 5, pp. 1943–1951, May 2011.
- [24] P. Rodriguez, R. Teodorescu, I. Candela, A. Timbus, M. Liserre, and F. Blaabjerg, "New positive-sequence voltage detector for grid synchronization of power converters under faulty grid conditions," in *Proc. of the 37th IEEE Power Electronics Specialists Conference (PESC)*, 2006, pp. 1–7.
- [25] X. Guo, W. Wu, and Z. Chen, "Multiple-complex coefficient-filter-based phase-locked loop and synchronization technique for three-phase grid-interfaced converters in distributed utility networks," *IEEE Trans. Ind. Electron.*, vol. 58, no. 4, pp. 1194–1204, Apr. 2011.
- [26] M. Ciobotaru, R. Teodorescu, and F. Blaabjerg, "A new single-phase PLL structure based on second order generalized integrator," in *Proc. of the 37th IEEE Power Electronics Specialists Conference (PESC)*, 2006, pp. 1–6.
- [27] M. Karimi-Ghartemani and M. Iravani, "A new phase-locked loop (PLL) system," in *Proc. of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems (MWSCAS)*, 2001, pp. 421–424.
- [28] —, "A nonlinear adaptive filter for online signal analysis in power systems: Applications," *IEEE Trans. Power Del.*, vol. 17, no. 2, pp. 617–622, Apr. 2002.
- [29] —, "A method for synchronization of power electronic converters




Figure 10. Experimental results: Tracking for a distorted noisy signal with a non-stationary frequency when the frequency jumped from 40Hz to 50Hz

- in polluted and variable-frequency environments,” *IEEE Trans. Power Syst.*, vol. 19, no. 3, pp. 1263–1270, Aug. 2004.
- [30] A. K. Ziarani and A. Konrad, “A method of extraction of nonstationary sinusoids,” *Signal Processing*, vol. 84, no. 8, pp. 1323–1346, Apr. 2004.
- [31] M. Karimi-Ghartemani and A. Ziarani, “Performance characterization of a non-linear system as both an adaptive notch filter and a phase-locked loop,” *Int. J. Adapt. Control Signal Process.*, vol. 18, pp. 23–53, Feb. 2004.
- [32] M. Mojiri, M. Karimi-Ghartemani, and A. Bakhshai, “Estimation of power system frequency using an adaptive notch filter,” *IEEE Trans. Instrum. Meas.*, vol. 56, no. 6, pp. 2470–2477, Dec. 2007.
- [33] F. Freijedo, A. Yepes, J. Malvar, O. Lóandpez, P. Fernandez-Comesañ a, A. Vidal, and J. Doval-Gandoy, “Frequency tracking of digital resonant filters for control of power converters connected to public distribution systems,” *IET Proc. Power Electron.*, vol. 4, no. 4, pp. 454–462, Apr. 2011.
- [34] Q.-C. Zhong and G. Weiss, “Synchronverters: Inverters that mimic synchronous generators,” *IEEE Trans. Ind. Electron.*, vol. 58, no. 4, pp. 1259–1267, Apr. 2011.




Figure 11. Experimental results: Extracting the fundamental component from a noisy distorted square wave