


# Digital Design

With an Introduction to the Verilog HDL, VHDL, and SystemVerilog


6<sup>th</sup> Edition



## Chapter 05


### Synchronous Sequential Logic

**Figure 5.1**  
**Block diagram of sequential circuit.**



## Figure 5.2

### Synchronous clocked sequential circuit.




(a) Block diagram



(b) Timing diagram of clock pulses


**Figure 5.3**  
**SR latch with NOR gates.**



$S$	$R$	$Q$	$Q'$
1	0	1	0
0	0	1	0 (after $S = 1, R = 0$ )
0	1	0	1
0	0	0	1 (after $S = 0, R = 1$ )
1	1	0	0 (forbidden)

(b) Function table


**Figure 5.4**  
**SR latch with NAND gates.**



$S$	$R$	$Q$	$Q'$
1	0	0	1
1	1	0	1 (after $S = 1, R = 0$ )
0	1	1	0
1	1	1	0 (after $S = 0, R = 1$ )
0	0	1	1 (forbidden)

(b) Function table


**Figure 5.5**  
**SR latch with control input.**



$En$	$S$	$R$	Next state of $Q$
0	X	X	No change
1	0	0	No change
1	0	1	$Q = 0$ ; reset state
1	1	0	$Q = 1$ ; set state
1	1	1	Indeterminate

(b) Function table

**Figure 5.6**  
**D latch.**






(a) Logic diagram

$En$	$D$	Next state of $Q$
0	X	No change
1	0	$Q = 0$ ; reset state
1	1	$Q = 1$ ; set state

(b) Function table

**Figure 5.7**  
**Graphic symbols for latches.**





**Figure 5.8**  
**Clock response in latch and flip-flop.**



(a) Response to positive level




(b) Positive-edge response




(c) Negative-edge response



**Figure 5.9**  
**Master–slave  $D$  flip-flop.**




**Figure 5.10**  
**D-type positive-edge-triggered flip-flop.**




**Figure 5.11**  
**Graphic symbol for edge-triggered *D* flip-flop.**



**Figure 5.12**  
***JK* flip-flop.**




(a) Circuit diagram



(b) Graphic symbol

**Figure 5.13**  
***T* flip-flop.**





**Table 5.1**  
**Flip-Flop Characteristic Tables.**

<b><i>JK</i> Flip-Flop</b>			
<b><i>J</i></b>	<b><i>K</i></b>	<b><math>Q(t + 1)</math></b>	
0	0	$Q(t)$	No change
0	1	0	Reset
1	0	1	Set
1	1	$Q'(t)$	Complement

<b><i>D</i> Flip-Flop</b>		
<b><i>D</i></b>	<b><math>Q(t + 1)</math></b>	
0	0	Reset
1	1	Set

<b><i>T</i> Flip-Flop</b>		
<b><i>T</i></b>	<b><math>Q(t + 1)</math></b>	
0	$Q(t)$	No change
1	$Q'(t)$	Complement

**Figure 5.14**  
**D flip-flop with asynchronous reset.**




R	Clk	D	Q	Q'
0	X	X	0	1
1	↑	0	0	1
1	↑	1	1	0

(c) Function table



**Figure 5.15**  
**Example of sequential circuit.**



**Table 5.2**  
**State Table for the Circuit of Fig. 5.15.**

<b>Present State</b>		<b>Input</b>	<b>Next State</b>		<b>Output</b>
<b><i>A</i></b>	<b><i>B</i></b>		<b><i>A</i></b>	<b><i>B</i></b>	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0

**Table 5.3**  
**Second Form of the State Table.**

Present State		Next State				Output	
		$x = 0$		$x = 1$		$x = 0$	$x = 1$
<i>A</i>	<i>B</i>	<i>A</i>	<i>B</i>	<i>A</i>	<i>B</i>	<i>y</i>	<i>y</i>
0	0	0	0	0	1	0	0
0	1	0	0	1	1	1	0
1	0	0	0	1	0	1	0
1	1	0	0	1	0	1	0

**Figure 5.16**  
**State diagram of the circuit of Fig. 5.15.**







Figure 5.17  
 Sequential circuit with *D* flip-flop.




**Figure 5.18**  
**Sequential circuit with *JK* flip-flop.**



**Table 5.4**  
**State Table for Sequential Circuit with JK Flip-Flops.**


Present State		Input	Next State		Flip-Flop Inputs			
<i>A</i>	<i>B</i>		<i>A</i>	<i>B</i>	<i>J<sub>A</sub></i>	<i>K<sub>A</sub></i>	<i>J<sub>B</sub></i>	<i>K<sub>B</sub></i>
0	0	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0	1
0	1	0	1	1	1	1	1	0
0	1	1	1	0	1	0	0	1
1	0	0	1	1	0	0	1	1
1	0	1	1	0	0	0	0	0
1	1	0	0	0	1	1	1	1
1	1	1	1	1	1	0	0	0

**Figure 5.19**  
**State diagram of the circuit of Fig. 5.18.**





**Figure 5.20**  
**Sequential circuit with T flip-flops (Binary Counter).**



**Table 5.5**  
**State Table for Sequential Circuit with T Flip-Flops.**

<b>Present State</b>		<b>Input</b>	<b>Next State</b>		<b>Output</b>
<b>A</b>	<b>B</b>		<b>A</b>	<b>B</b>	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	1

**Figure 5.21**  
**Block diagrams of Mealy and Moore state machines.**





Figure 5.22  
Simulation output of *Mealy\_Zero\_Detector*.





Figure 5.23  
Simulation output of HDL Example 5.6.



**Figure 5.24**  
**Simulation output of HDL Example 5.7.**





Figure 5.25  
State diagram.



**Table 5.6**  
**State Table.**


<b>Present State</b>	<b>Next State</b>		<b>Output</b>	
	<b><math>x = 0</math></b>	<b><math>x = 1</math></b>	<b><math>x = 0</math></b>	<b><math>x = 1</math></b>
<i>a</i>	<i>a</i>	<i>b</i>	0	0
<i>b</i>	<i>c</i>	<i>d</i>	0	0
<i>c</i>	<i>a</i>	<i>d</i>	0	0
<i>d</i>	<i>e</i>	<i>f</i>	0	1
<i>e</i>	<i>a</i>	<i>f</i>	0	1
<i>f</i>	<i>g</i>	<i>f</i>	0	1
<i>g</i>	<i>a</i>	<i>f</i>	0	1



**Table 5.7**  
**Reducing the State Table.**

<b>Present State</b>	<b>Next State</b>		<b>Output</b>	
	<b><math>x = 0</math></b>	<b><math>x = 1</math></b>	<b><math>x = 0</math></b>	<b><math>x = 1</math></b>
<i>a</i>	<i>a</i>	<i>b</i>	0	0
<i>b</i>	<i>c</i>	<i>d</i>	0	0
<i>c</i>	<i>a</i>	<i>d</i>	0	0
<i>d</i>	<i>e</i>	<i>f</i>	0	1
<i>e</i>	<i>a</i>	<i>f</i>	0	1
<i>f</i>	<i>e</i>	<i>f</i>	0	1

**Figure 5.26**  
**Reduced State diagram.**



**Table 5.8**  
**Reduced the State Table.**

<b>Present State</b>	<b>Next State</b>		<b>Output</b>	
	<b><math>x = 0</math></b>	<b><math>x = 1</math></b>	<b><math>x = 0</math></b>	<b><math>x = 1</math></b>
<i>a</i>	<i>a</i>	<i>b</i>	0	0
<i>b</i>	<i>c</i>	<i>d</i>	0	0
<i>c</i>	<i>a</i>	<i>d</i>	0	0
<i>d</i>	<i>e</i>	<i>d</i>	0	1
<i>e</i>	<i>a</i>	<i>d</i>	0	1


**Table 5.9**  
**Three Possible Binary State Assignments.**

<b>State</b>	<b>Assignment 1, Binary</b>	<b>Assignment 2, Gray Code</b>	<b>Assignment 3, One-Hot</b>
<i>a</i>	000	000	00001
<i>b</i>	001	001	00010
<i>c</i>	010	011	00100
<i>d</i>	011	010	01000
<i>e</i>	100	110	10000

**Table 5.10**  
**Reduced State Table with Binary Assignment 1.**

<b>Present State</b>	<b>Next State</b>		<b>Output</b>	
	<b><math>x = 0</math></b>	<b><math>x = 1</math></b>	<b><math>x = 0</math></b>	<b><math>x = 1</math></b>
000	000	001	0	0
001	010	011	0	0
010	000	011	0	0
011	100	011	0	1
100	000	011	0	1




**Figure 5.27**  
**State diagram for sequence detector.**



**Table 5.11**  
**State Table for Sequence Detector.**


<b>Present State</b>		<b>Input</b>	<b>Next State</b>		<b>Output</b>
<b>A</b>	<b>B</b>		<b>A</b>	<b>B</b>	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1

**Figure 5.28**  
**K-Maps for sequence detector.**





**Figure 5.29**  
**Logic diagram of a Moore-type sequence detector.**



**Table 5.12**  
**Flip-Flop Excitation Tables.**

$Q(t)$	$Q(t = 1)$	$J$	$K$
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

(a)  $JK$  Flip-Flop


$Q(t)$	$Q(t = 1)$	$T$
0	0	0
0	1	1
1	0	1
1	1	0

(b)  $T$  Flip-Flop


**Table 5.13**  
**State Table and JK Flip-Flop Inputs.**

<b>Present State</b>		<b>Input</b>	<b>Next State</b>		<b>Flip-Flop Inputs</b>			
<b>A</b>	<b>B</b>		<b>A</b>	<b>B</b>	<b><math>J_A</math></b>	<b><math>K_A</math></b>	<b><math>J_B</math></b>	<b><math>K_B</math></b>
0	0	0	0	0	0	X	0	X
0	0	1	0	1	0	X	1	X
0	1	0	1	0	1	X	X	1
0	1	1	0	1	0	X	X	0
1	0	0	1	0	X	0	0	X
1	0	1	1	1	X	0	1	X
1	1	0	1	1	X	0	X	0
1	1	1	0	0	X	1	X	1


**Figure 5.30**  
**Maps for  $J$  and  $K$  input equations.**



**Figure 5.31**  
**Logic diagram for sequential circuit with *JK* flip-flops.**



**Figure 5.32**  
**State diagram of three-bit binary counter.**



**Table 5.14**  
**State Table for Three-Bit Counter.**

Present State			Next State			Flip-Flop Inputs		
$A_2$	$A_1$	$A_0$	$A_2$	$A_1$	$A_0$	$T_{A2}$	$T_{A1}$	$T_{A0}$
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1

**Figure 5.33**  
**Maps for three-bit binary counter.**






Figure 5.34  
Logic diagram of three-bit binary counter.




Figure P5.7






Figure P5.8



## Problem 5.12

Present State	Next State		Output	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
<i>a</i>	<i>f</i>	<i>b</i>	0	0
<i>b</i>	<i>d</i>	<i>c</i>	0	0
<i>c</i>	<i>f</i>	<i>e</i>	0	0
<i>d</i>	<i>g</i>	<i>a</i>	1	0
<i>e</i>	<i>d</i>	<i>c</i>	0	0
<i>f</i>	<i>f</i>	<i>b</i>	1	1
<i>g</i>	<i>g</i>	<i>h</i>	0	1
<i>h</i>	<i>g</i>	<i>a</i>	1	0

Figure P5.19



**Figure P5.32**  
**Waveforms for Problem 5.32.**




Figure P5.48




Figure P5.49

