

CMOS SINGLE-CHIP 4-BIT MICROCOMPUTER WITH MULTI-I/O AND A/D CONVERTER

MB88550 SERIES

CMOS SINGLE-CHIP 4-BIT MICROCOMPUTER WITH MULTI I/O AND A/D CONVERTER

The Fujitsu MB88550 series CMOS single-chip 4-bit microcomputer family is a upgrade version of the MB88500 series, which designed based on the MB88500 series 4-bit microcomputer architecture and added multi I/O port, A/D converter, and pulse generator.


The MB88550 series consists of MB88551 and MB88552. Differences between MB88551 and MB88552 is only ROM size. MB88551 contains a 8K x 8-bit and MB88552 contain 6K x 8-bit program memory (mask ROM). Both devices contains a 256 x 4-bit data memory (static RAM), 68 I/O lines (including a serial I/O port with a 4-bit buffer), an 8-bit timer/counter, a 5-bit resolution programmable successive approximation type A/D converter with 4 multiplex analog input, a 9-bit programmable pulse generator, and a clock generator. Its instruction set is upwardcompatible with the MB88500 series, and the instruction execution time is 2.0 µs min. at a 6 MHz crystal with a prescaler. The device is fabricated by silicon-gate CMOS process, and packaged in an 80-pin plastic flat package (suffix -PF). It operate with a +5V power supply over the temperature range of -30°C to +70°C.

CMOS technology allows the device to operate with low power dissipation (6mA typ. at fc=1MHz), and further the standby function (if implemented) enables data retention with lower current (20 μ A max. at $V_{\rm CC}=6.0V$).

For user's development of the MB88550 series based system, Fujitsu provides the MB88550 series cross-assembler and host-emulator which run on the CP/M-86 or PC-DOS machines (cross-assembler also run on the Intellec series III MDS), the MB2115 series evaluation board system, and the MB88558H piggyback EPROM evaluation device which have 8K x 8-bit EPROM (MBM27C64). These development tools enables users to minimize their development time and cost.


TM311-B872: February 1987

MB88551-PF/MB88552-PF



80-PIN PLASTIC FLAT PACKAGE (DIP-80P-M01)

MB88558-CF



80-PIN CERAMIC MODULE (MQP-80C-P01)

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



FEATURES

- CMOS Single Chip 4-bit Microcomputer
- Program Memory:
 - o MB88551: 8K x 8-bit mask ROM o MB88552: 6K x 8-bit mask ROM
- Data Memory: 256 x 4-bit static RAM
- Three Selectable Output Port (E-, R-Ports) Circuits, Every 4-bit Port with Mask Option:
 - o Standard open-drain
 - o Standard pull-up
 - o High-current open-drain
- 68 I/O Lines:
 - o R-Port: Four 4-bit parallel or 16 individual input/output
 - o E-Port: Thirteen 4-bit parallel I/O or 52 individual output. Following E-Ports have another functions:

E24-E29: Serial I/O, interrupt input, timer/counter input, timing output,

standby release input E30-E31: Pulse generator I/O

E32-E35: Analog inputs


- Selectable LED Direct Drivable E-, R-Port (High-current open-drain output: 10mA) with Mask Option
- 8-bit Programmable Timer/Counter with Auto-loading Function/two Clock Modes:
 - o Internal (Timer)
 - o External (Counter)
- Software Selectable 4-/8-bit Serial Buffer with 3 Software Shift Clock Modes:
 - o Internal clock
 - o External clock
 - o Software clock
- 5-bit Programmable Successive Approximation Type A/D Converter with 4-multiplex Analog Inputs and Sample-hold Circuit
- On-chip 9-bit Programmable Pulse Generator
- On-chip Clock Generator with 2 Mask Options:
 - o External crystal/ceramic resonator or external clock drive
 - o External RC-network or external clock drive
- Selectable 1/2 Clock Prescaler for Expanding Clock Range with Mask Option
- Single Level Four Prior Source Maskable Interrupt:
 - o External
 - o Clock
 - o Timer/counter overflow
 - o Serial buffer full/empty
- 8-nesting Levels for Subroutine Call



FEATURES (Continued)

- · Instruction Set : Upward compatible with the MB88500 series
 - o Number of instructions : 82
 - o Instruction length/cycle: 1, 2, or 3 byte(s)/1, 2, or 3 cycle
 - o Execution time : 2.0 µs min. at 6 MHz clock with prescaler
- On-chip Power-on Reset Circuit
- · Low Power Standby Function: Software initiation and hardware release
- Two Selectable Selectable Output Port Level During Reset with Mask Option:
 - o High level
 - o Low level
- · Two Selectable Output State During Standby with Mask Option:
 - o Hold
 - o High impedance
- · Two Software Selectable Oscillation States During Standby:
 - o Idle
 - o Stop
- · Standby off Reset with Mask Option
- · Watch-dog Timer Function
- Low Power Dissipation with Mask Option:
 - o 6 mA at fc=1 MHz typ. (Active mode)
 - o 10 µA at fc=0 MHz max. (Standby mode)
- +5V Power Supply (VCC):
 - o 4.5V to 5.5V (Active mode)
 - o 3.5V to 6.0V (Standby mode)
- Analog Power Supply (AVCC): 4.5V to 5.5V
- Wide Operation Temperature Range: T_A= -30 °C to +70 °C
- · Silicon Gate CMOS Technology
- Package Type: 80-pin Plastic Flat Package
- Powerful development support:
 - o CP/M-86, PC-DOS, or Intellec series III MDS cross assemblers (SM07415-A012/SMXXXXX-XXXX/SM05215-A010)
 - o CP/M-86 or PC-DOS host-emulator software for monitoring evaluation board and symbolic debugging (SM07415-G022/SMXXXX-XXXX)
 - o MB2115 evaluation board (MB2115-01, -02, -04, and -36A) for software debugging
 - o MB88558 CMOS piggyback EPROM evaluation






Note:


* This pin should not to be connect.

** If selected oscillation output by mask option, pin 62 is X. If not, pin 62 not, pin 62 is OPEN.

*** If selected standby by mask option, pin 68 is START pin. If not, pin 68 is E29 pin.







PIN DESCRIPTION

Fig. 1 and Table 1 show the pin assignment and pin description of the MB88550 Series.

Table 1: PIN DESCRIPTION

Symbol	Pin No.	Туре	Name & Function	
Power S	Supply	t		
v _{CC}	34	-	+5V DC power supply pin.	
V _{SS}	71	-	Ground pin.	
Clock				
EX	59	I	Oscillator Input: Input to the inverting amplifier that forms the on-chip oscillator. An external crystal/ceramic resonator or RC-network is connected between the EX and X pins. Either of these two oscillation methods can be selected using mask option. When an external oscillator is used, the EX pin receives the external oscillator signal.	
			This pin is a non-hysteresis input when the crystal/ceramic oscillator is selected, and a hysteresis input when the RC-network oscillation is selected.	
Х	60	0	Oscillator Output: Output of the inverting amplifier that forms the on-chip oscillator, and input to the internal clock generator. An external crystal/ceramic resonator or RC-network is connected between the EX and X pins. Either of these two oscillation methods can be selected using mask option. When an external oscillator is used, the X pin should be left open.	
X	62	0	Clock Output: If selected oscillation output by mask-option, this pin output clock.	
Device	Control			
RESET	61	1/0	Reset: This pin function as an external reset input or power-on reset output. External reset input: A reset input to the internal	
			reset circuit. A low level on the RESET pin forcedely stops the MCU's operation, and initializes its internal state. After the RESET pin returns high, the MCU restarts execution of program from address #0. The RESET pulse must be low for at least two instruction cycles while the oscillator is stably running after power-on. This pin is a hysteresis input with an internal pull-up resistor. An external capacitor from the RESET pin to the VSS pin (and the internal pull-up resistor), whose time constant should be greator than the reset time required (12 clock periods) composes the external reset circuit.	



Table 1: PIN DESCRIPTION (Continued)

	1	Γ_	
Symbol	Pin No.	Туре	Name & Function
	Control (
RESET	61	1/0	Power on reset output: A reset output from the on-chip reset control circuit. Normally this output is high during the active operation except the reset mode. The rising of the VCC voltage after power on outputs a low level on the RESET pin, and then automatically returns high after it has passed 2 ¹⁸ clock periodes since the oscillator starts by power on. This pin is a hysteresis input with an internal pull-up resistor.
START	68	I	Start: A standby release input to the internal standby control and status registers that control and monitor the on-chip standby control circuit. A high level on the START pin during the stanbdy mode sets te standby release flag (STF) in the stanbdy status register, resets the standby enable flag (STBE) in the standby control registor, and triggers the standby release sequence to return the MCU to the active mode. Before the START pulse is applied, the VCC voltage must return to the active operation range (4.5V to 5.5V) when the battery backup is used. Also, the START pin must be low before the standby mode is initiated. The START pin state (logical level) is reflected in the standby release input (START) flag (STIF) in the standby status register, regardless of during the standby mode or active mode, and besides even when the standby function is not implemented using mask option. Therefore, the START pin state can be sensed by reading the standby status register using IN instruction (with Y=8). This pin is a hysteresis input with an internal pulldown resistor. If selected the E-Port by mask option, this pin is E29 pin.
C Doort			
• C-Port TRQ	66	I	Interrupt Request: A maskable external interrupt input to the on-chip interrupt control circuit. The falling edge of the \overline{IRQ} pulse sets the external interrupt request flag (IRF) in the interrupt flag register regardless of enabling or disabling the external interrupt. If the external interrupt is enabled in advance by EN instruction, the interrupt sequence starts at once. Otherwise, the IRF flag is internally held as an interrupt source. Also, the \overline{IRQ} pin state (logical level), which is reflected in the external interrupt input flag (IF) regardless of enabling or disabling the external interrupt, is testable using TSTI instruction (When $\overline{IRQ} = L$, $\overline{IF} = 1$; otherwise $\overline{IF} = 0$.) This pin is a hysteresis input with an internal pull-upresistor, and common to E27 pin.

	,			
Symbol	Pin No.	Туре	Name & Function	
• C-Port	(Continue	d)		
TC	10	Ī	Timer/Counter: An external count clock input to the on chip 8-bit timer/counter. The falling edge of the TC pulse increments the timer/counter by one bit, when the external count clock (counter) mode is enabled by EN instruction programming the timer/counter prescaler select register using OUT instruction (with Y = B). Also, the TC pin state (logical level), which is reflected in the timer/counter input flag (TCF) in the timer/counter prescaler select register regardless of enabling or disabling the external count clock (counter) mode, is testable by reading the prescaler select register using IN instruction (with Y = B). (When TC = L, TCF = 1; otherwise TCF = 0.) This pin is inactive as a count clock input when the external count clock mode is not selected or the timer/counter is disabled by DIS instruction or reset.	
			This pin is a hysteresis input with an internal pull up resistor.	
SC/TO	65	1/0	Shift Clock/Timing Output: One of the shift clock input (\overline{SC}) , shift clock output (\overline{SC}) , or synchronous timing output (\overline{TO}) is enabled using EN instruction.	
		Ι	When the external shift clock mode is enabled for the serial port, the falling edge of the external \overline{SC} clock shifts the contents of the internal serial buffer one bit right (from MSB to LSB). This input is inactive when the external clock mode is not selcted or the serial port disabled by DIS instruction or reset. This pin is a hysteresis input.	
			2) Shift clock output from the on-chip serial port: When the internal shift clock mode is enabled, the internal shift clock shifts the contents of the serial buffer one bit right. In this mode, the internal timing signal selected is output onto the SC pin for synchronization.	
		0	TO: Synchronous timing output: When the timing output is enabled, the internal timing signal (which is generated by the on-chip state counter outputs, \$1 and \$2) is output onto the TO pin. By DIS instruction or reset, the TO pin is disabled and stops issuing the timing output.	
			This SC/TO pin is common to E26 pin.	



Table 1: PIN DESCRIPTION (Continued)

Symbol	Pin No.	Туре	Name & Function	
• C-Port	(Continue	لتنا		
SI	64	I	Serial Data Input: Data input to the on-chip serial port. The rising edge of the external (\overline{SC}) or internal shift clock shifts the data bit on the SI pin into the MSB of the serial buffer register when the serial port is enabled by EN instruction. Also, the SI pin state (logical level) is reflected in the serial data input flag (SIF) in the serial port prescaler select register regardless of enabling or disabling the serial port. Therefore, the SI pin can be sensed by reading the prescaler register using IN instrution (with Y = A). This pin is a non-hysteresis input with an internal pull-up resistor and common to E25 pin.	
SO	63	0	Serial Data Output: Data output with latch of the on- chip serial port. The falling edge of the external (SC or internal shift clock shifts the LSB data of the serial buffer register to the serial port output latch regardless of enabling or disabling to serial port. Th content of the output latch directly appeares on the S pin. This pin is a CMOS pull up output, and is set hig by reset. This pin is common to E24 pin.	
PGI	69	I	Programmable Pulse Generation Start Input: Programmable pulse generation started by TADT instruction, 9-bit pulse generation timer counted by rising or falling of PGI pin.	
PGO	70	0	Programmable Pulse Generator Output: When 9-bit pulse generation timer is overflow, first PGO pin output is fall. And secondly overflow, PGO pin output is rise.	
• I/O Por				
R3 -R0, R7 -R4, R11-R8, R15-R12	76-74,72 80-77, 4-1, 8-5,	1/0	R-Port: This port functions as four 4-bit parallel input (non-latched)/output (latched) port, or 16 individual input (non-latched)/output (latched) lines, depending on instructions. Parallel I/O: Each port is named as R-Port #0 (R3-R0), R-Port #1 (R7-R4), R-Port #2 (R11-R8), and R-Port #3 (R15-R12), and indirectly addressed by the Y-register. A 4-bit data on an addressed port is input into the accumulator by IN instruction. (Before IN instruction, the addressed port must be setup to "1" (input mode).) And further the R-Port #3 is directly input into accumulator by INK instruction. A 4-bit data in the accumulator is output onto an addressed port of R-Port #0 to #3 by OUT instruction.	



Table 1: PIN DESCRIPTION (Continued)

Symbol	Pin No.	Туре	Name & Function
• I/O Por R3 -R0, R7 -R4, R11-R8, R15-R12	ts (Conti 76-74,72 80-77, 4-1, 8-5,		Individual I/O: Each line of R15 to RO is indirectly addressed by the Y-register, and addressed line is individually set/reset by SETR/RSTR instruction, and further each line of R-Port #0 (R3-R0) is directly set/reset by SETD/RSTD instruction. All lines are testable using TSTR instruction, and further each line of R-Port #2 (R11-R8) is directly testable by TSTD instruction. (Before TSTR and TSTD instructions, the addressed line must be setup to "1" (input mode).) For R-Port pins, one of standard pull-up, standard open-drain, or high-current open-drain output can be selected using mask option. And output port level during reset, either each of R-Port is the high level or and low can be selected by mask option, every 4 bit. This port are set high (standard pull-up) or high-Z (standard and high-current open-drain) by reset.
E3 -E0, E7 -E4, E11-E8, E15-E12, E19-E16, E23-E20, E27-E24, E35-E32, E39-E36, E43-E40, E47-E44, E51-E48	54-51, 58-55, 66-63, 70-67, 16-13, 20-17, 24-21,	1/0	E-Ports: This functions as thirteen 4-bit parallel input (non-latched)/output (latched) port, or 52 individual output (latched) lines. Parallel I/O: Each port is named as E-Port #0 (E3-E0), E-Port #1 (E7-E4) E-Port #C (E51-E48), and indirectly addressed by Y-resister. A 4-bit data on an addressed port is input into the accumulator by INX (before INX instruction, the addressed port must be setup to "1" (input mode).)instruction. A 4-bit data in the accumulator is output onto an addressed port of E-Port #0 to #C by OUTX instruction and further in the E-Port #0 (E3-E0) and E-Port #1 (E7-E4) 4-bit data in the accumulator is directly output onto the E-Port #0, and E-Port #1 by OUTP, OUTO instruction. Individual output: Each line of E51 to E0 can be individually outputs by combined of ANDX, ORX, and OUTX instruction. All E-Port except of E-Port #8 (E35-E32), standard pull-up, standard open-drain, or high-current open-drain can be selected by the mask option, every 4-bit. And E35 to E32 is only can be select a high-current open-drain or standard open-drain. And output port level during reset. Either each of E-Port is the high level and low can be selected by mask option, every 4-bit. This port are set high (standard pull-up) or high-Z (standard and high-current open-drain) by reset.
OPEN	73,33	-	Open: This pin should not to be connect.



Table 1: PIN DESCRIPTION (Continued)

Symbol	Pin No.	Туре	Name & Function
• A/D Con	verter	•	
AVCC	12	-	A/D converter supply voltage.
AVSS	10	-	A/D converter ground pin.
A _{VR} -	11	-	A/D converter reference voltage.
AN3-AN0	16-13	Ī	5-bit Resolution A/D Converter Input: There are four programmable approximation 5 bits resolution A/D conversion, the analog input port is selected with the analog input select register (Y=D). The A/D converter is activiate by writing 1 to bit 0 of the control register (Y=9). Upon completion of A/D conversion results go into the A/D data register (high-order) (Y=F); the last two bits go into the A/D data register (low-order) (Y=E). This analog input is common to E35 to E32. In standby mode, this function doesn't worked, and A/D converted data is not hold.



DIFFERENCES BETWEEN MB88500 SERIES AND MB88550 SERIES

Table 2: DIFFERENCES BETWEEN MB88501 AND MB88550 SERIES

Device		1
Item	MB88501	MB88550 series
Clock		
-oscillation	· 0.5MHz to 2MHz	· 0.5MHz to 3MHz
range	(Without prescaler)	(Without prescaler)
1	1MHz to 4.19MHz	1MHz to 6MHz
	(With prescaler)	(With prescaler)
-Min. instruc-		
	· 2.86µs using 4.19MHz with	· 2.0µs using 6MHz with
tion execution	prescaler	prescaler
time		
-Clock output	· No	· Yes
ROM size	· 4K x 8 bits	· 8K x 8 bits: MB88551
]	•	· 6K x 8 bits: MB88552
RAM size	· 192 x 4 bits	· 256 x 4 bits
Serial buffer	· 4 bit	. //9 hit (actives allected)
octial patiet	7 010	· 4/8 bit (software selectable)
I/O port:		
Total I/O Port		· 68
-0-Port	· 8 bits x 1	· No
-P-Port	· 4 bits x 1	· No
-K-Port	· 4 bits x 1	· No
-R-Port	· 4 bits x 4	· 4 bits x 4
-E-Port	· No	· 13 bits x 4
		10 2200 11 1
Output PLA	· Yes	· No
A/D converter:	· No	· Yes
-Method		Programmable successive
		approximation type
-Resolution		· 5 bits
-Channel		· 4 channel
,		
Low voltage	· Yes	· No
reset function		
Programmable	· No	· Yes
pulse genera-		
tor output		
•		
Number of	• 75	• 82
instructions		
Package	· 42 Pin plastic standard DIP	· 80 pin plastic flat package
1	· 42 pin plastic shrink DIP	
	· 48 pin plastic flat package	
Members	· MB88501-P/-PSH/-PF	· MB88551-PF
1	· MB88503-P/-PSH/-PF	• MB88552-PF
1	· MB88505-P/PSH/-PF	
1	A- and L-versions are	
	available for each part above.	



INPUT/OUTPUT CIRCUITS

All input-only pins are internally pulled up, and all output-only and input/output pins except E- and R-Ports have push-pull output buffer (standard pull-up). E- and R-Ports can have push-pull (standard pull-up) or open-drain (standard or high-current) buffer using mask option.

Table 3: INPUT/OUTPUT CIRCUIT

Pin	Circuit	Remarks
EX X X	• Crystal/Ceramic OSC or external clock* EX N	 Non-hysteresis inverter Feedback resistor: Approx. 2 MΩ typ. (at V_{CC}=5V) * When only external clock drive is used, we recommend RC-network OSC. Oscillation output option a: Yes b: No
EX X X	• RC-network OSC or external clock* EX X Z B A A	1. Hysteresis inverter 2. Without feedback resistor * When only external clock drive is used, we recommend RC-network OSC. Oscillation output option a: Yes b: No
RESET	P N	 Hysteresis inverter With output pull-up resistor (P-ch. Tr.): approx. 300kΩ
R-Port E23-E0 E51-E36		 Output port option 1: Standard pull-up: pull-up resistor: P-ch. Tr. approx. 10kΩ *2: Standard/high-current open-drain: Without P-ch. pull-up resistor



Input/Output Circuit (Continued)

Pin	Circuit	Remarks
E24/SO E31/PGO	* * * * * * * * * * * * * * * * * * *	 Output port option 1: Standard pull-up: pull-up resistor: P-ch. Tr. approx. 10kΩ *2: Standard/high-current open-drain: without P-ch. pull-up resistor
E25/SI E27/IRQ E28/TC E30/PGI	** ** ** ** ** ** ** ** ** **	• Output port option 1: Standard pull-up: pull-up resistor: P-ch. Tr. approx. 10kΩ *2: Standard/high-current open-drain: without P-ch. pull-up resistor **IRQ, TC: Hysteresis inverter
E26(SC/TO)		• Output port option 1: Standard pull-up: pull-up resistor: P-ch. Tr. approx. 10kΩ *2: Standard/high-current open-drain: without P-ch. pull-up resistor ** A circuit is added to temporarily turn on the transistor connected to the power supply and to immediatly, raise the pin to the high level by the timing H output to the pin.
E29/START	START N	E29: • Output port option 1: Standard pull-up: pull-up resistor: P-ch. Tr. approx. 10kΩ 2: Standard/high-current open-drain: without P-ch. pull-up resistor START: With N-ch. pull-down resistor approx. 300kΩ

Input/Output Circuit (Continued)

Pin	Circuit	Remarks
E32/ANO to E35/AN3		• Open-drain output

USER MASK OPTIONS

The MB88550 series has the following mask options, which must be specified by the customer on the attached data release form when devices are ordered.

Table 4: MB88550 SERIES USER MASK OPTIONS

Optional Feature	Symbol	Option	Option No.	Note
Clock prescaler	CLK	No	0	f _C =0.5 MHz to 3.0 MHz
_		Yes	1	f _C =1.0 MHz to 6.0 MHz
Oscillation circuit	OSC	Crystal/Ceramic OSC or external clock	0	When only external clock drive is use, we recommend RC- network oscillator.
		RC-network OSC	1	Recommend a without clock prescaler.
Port scramble		No	0	
		Yes	1	Port scramble is appointed every 4-bit.
Output port (R-, E-Port)	PORT	High-current open-drain	1/K	
type		Standard open- drain	2/L	
		Standard pull- up	3/M	
Output port level during	RST	High Level	0	
reset		Low Level	1	
Oscillation output	CTO	No	0	
		Yes	1	
Standby function	STRT	No	0	Pin 68 used as E29
		Yes	1	Pin 68 used as START
Output port state during	STATE	Hold	0	
standby		High-Z	1	
Standby off reset	SOR	No	0	Output port level of E0-E24 during reset is fixed at low.
function		Yes	1	And other port is high.
Watch dog timer	WDR	No	0	
		Yes	1	



Table 4: MB88551 USER MASK OPTIONS (Continued)

When port scramble selected, output port circuit option table.

PIN NO.	PIN NAME	OUTPUT PORT OPTION	OUTPUT PORT DURING RESET
NO.	MAILE	☐ HIGH CURRENT OPEN-DRAIN	☐ HIGH LEVEL
1 to 4	R8 to R11	☐ STANDARD OPEN-DRAIN	☐ LOW LEVEL
1 10 4	NO CO KII	☐ STANDARD OF EN-DRAIN ☐ STANDARD PULL-UP	CITOM TEAT
		☐ STANDARD FULL-OF ☐ HIGH CURRENT OPEN-DRAIN	
5 to 8	R12 to R15	☐ STANDARD OPEN—DRAIN	
3 60 0	KIZ CO KIS	STANDARD OPEN-DRAIN STANDARD PULL-UP	
<u> </u>	 	☐ STANDARD FOLL—OF ☐ HIGH CURRENT OPEN—DRAIN	☐ HIGH LEVEL
13 to 16	E32/ANO to	STANDARD OPEN-DRAIN	☐ LOW LEVEL
13 60 10	E35/AN3	LISTANDARD OFEN-DRAIN	C TOM TEAST
		☐ HIGH CURRENT OPEN-DRAIN	☐ HIGH LEVEL
17 to 20	E36 to E39	□ STANDARD OPEN-DRAIN	□ LOW LEVEL
1, 10 20	150 60 157	☐ STANDARD PULL-UP	C TOM TRADE
		☐ HIGH CURRENT OPEN-DRAIN	☐ HIGH LEVEL
21 to 24	E40 to E43	☐ STANDARD OPEN-DRAIN	□ LOW LEVEL
21 10 24	E40 10 E43	STANDARD OF EN-DRAIN	TIOM TEAT
-	 	☐ STANDARD FOLE-OF ☐ HIGH CURRENT OPEN-DRAIN	□ HIGH LEVEL
25 to 28	E44 to E47	☐ STANDARD OPEN-DRAIN	☐ LOW LEVEL
25 60 20	E44 10 E47	☐ STANDARD PULL-UP	C TOM TEART
-	 	☐ HIGH CURRENT OPEN-DRAIN	☐ HIGH LEVEL
29 to 32	E48 to E51	STANDARD OPEN-DRAIN	D LOW LEVEL
27 60 32	1 240 00 231	STANDARD PULL-UP	
-	 	☐ HIGH CURRENT OPEN-DRAIN	☐ HIGH LEVEL
35 to 38	EO to E3	DSTANDARD OPEN-DRAIN	DLOW LEVEL
33 60 30	10 10 13	□ STANDARD PULL-UP	
	-	☐ HIGH CURRENT OPEN-DRAIN	☐ HIGH LEVEL
39 to 42	E4 to E7	□ STANDARD OPEN-DRAIN	☐ LOW LEVEL
" " " " " " " " " " " " " " " " " " "	2. 00 27	☐ STANDARD PULL-UP	
		☐ HIGH CURRENT OPEN-DRAIN	☐ HIGH LEVEL
43 to 46	E8 to E11	☐ STANDARD OPEN-DRAIN	☐ LOW LEVEL
		☐ STANDARD PULL-UP	
		☐ HIGH CURRENT OPEN-DRAIN	☐ HIGH LEVEL
47 to 50	E12 to E15	☐ STANDARD OPEN-DRAIN	☐ LOW LEVEL
		☐ STANDARD PULL-UP	
		☐ HIGH CURRENT OPEN-DRAIN	☐ HIGH LEVEL
51 to 54	E16 to E19	☐ STANDARD OPEN-DRAIN	☐ LOW LEVEL
	1	☐ STANDARD PULL-UP	
		☐ HIGH CURRENT OPEN-DRAIN	☐ HIGH LEVEL
55 to 58	E20 to E23	☐ STANDARD OPEN-DRAIN	☐ LOW LEVEL
		☐ STANDARD PULL-UP	
	E24/S0 to	☐ HIGH CURRENT OPEN-DRAIN	☐ HIGH LEVEL
63 to 66		☐ STANDARD OPEN-DRAIN *5	☐ LOW LEVEL
	E27/IRQ	☐ STANDARD PULL-UP	
	E28/TC to	HIGH CURRENT OPEN-DRAIN	☐ HIGH LEVEL
67 to 70	E31/PG0	☐ STANDARD OPEN-DRAIN *6	☐ LOW LEVEL *6
	E31/160	☐ STANDARD PULL-UP	
72, 74		☐ HIGH CURRENT OPEN-DRAIN	☐ HIGH LEVEL
75, 76	RO to R3	☐ STANDARD OPEN-DRAIN	☐ LOW LEVEL
,		☐ STANDARD PULL-UP	
		☐ HIGH CURRENT OPEN-DRAIN	☐ HIGH LEVEL
77 to 80	R4 to R7	☐ STANDARD OPEN-DRAIN	☐ LOW LEVEL
		☐ STANDARD PULL-UP	

^{*5} Output port of E26($\overline{SC}/\overline{T0}$) is applied to only standard pull-up.

^{*6} When the standby function is selected, E29/START is input port.



NOTES ON OPERATION

• Latch-up Prevention

Latch-up may occur in CMOS devices when a voltage higher than $V_{\rm CC}$ or lower than $V_{\rm SS}$ is applied to input or output pin, or when a voltage exceeding the absolute maximum ratings is applied between $V_{\rm CC}$ and $V_{\rm SS}$ pins. If latch-up occurs, the supply current increases greatly, and the device may be thermally destroyed. Therefore, applied voltages should not exceed the maximum ratings.

• Treatment of Unused Pins

Unused input pins should be externally pulled up or down with resistors because such unused input pins may cause some malfunction if they are left open. (However, the X pin should be open when an external clock oscillator is used.)

• External Capacitors For Crystal Oscillation

Fig. 6 gives an aim of an area where the on-chip oscillator has stable oscillator characteristics and short oscillation stabilization time when an average crystal resonator is used.

The external capacitor should be adjusted to individual crystal resonators when precise oscillation frequency is required. It is recommended to use crystal with a frequency higher than required oscillation frequency, together with the on-chip divided-by-two prescaler, because crystal resonators with lower oscillation frequency generally tends to have longer stabilization time and wider characteristics variation.

Supply Voltage

Malfunction may occur even within the recommended operating supply voltage if the supply voltage changes rapidly. Therefore, the supply voltage should be regulated as well as possible. The following conditions are recommended for the power supply:

- (1) V_{CC} ripple (peak-to-peak value) at commercial frequency (50Hz to 60Hz): Less than 10% of typical V_{CC} value.
- (2) V_{CC} transient change rate (such as at switching of power supply): Less than 0.1V/ms.



INSTRUCTION SET DESCRIPTION

The MB88550 series instruction set includes 82 instructions, 78% of which are single-byte and single-cycle, 18% two-byte two-cycles, 1% two bytes three-cycles, and 2% three-bytes and three-cycles. The MB88550 series instruction set is exactly the same as the MB88500 series instruction set, and is divided into ten functional groups:

- Register-to-register transfer
- Register-to-memory transfer
- Constant transfer
- · Arithmetic and logical operations
- Bit manipulation
- Control
- Input/Output
- Branch
- Flag manipulation
- Other

Tables 5 and 6 summarize the MB88550 series instruction set.

Table 5: INSTRUCTION SET SUMMARY

$\overline{}$	Mnemo	nic	Code	Fla	g/St	atus	Byte/	
	+ope:	and		ZF	CF	ST	Cycle	
Register-	TATC		05	•	•	•	1/1	$TH\leftarrow(X)$, $TL\leftarrow(AC)$
to-	TADT	- 1	06		•		1/1	$DT_9+(CF)$, $DT_{8-4}+(X)$, $DT_{3-0}+(AC)$
Register	TAS	l	07	•			1/1	SB+(AC)
Transfer	TAY	[04			•	1/1	Y+(AC)
	TSA		17	•		•	1/1	4-bit mode: AC+(SB _L),
		- 1						8-bit mode: AC+(SB _L), X+(SB _H)
	TTCA	l	15		•	•	1/1	X+(TH), AC+(TL)
	TAPW	1	16		•	•	1/1	PW9+(CF), PW8-4+(X), PW3-0+(AC)
	TYA		14	ŧ	•	•	1/1	AC←(Y)
	XX		1B	‡ *1	٠	•	1/1	(AC)≠(X)
Register-	L		0D	‡	•	•	1/1	$AC+\{M(X,Y)\}$
to-	LS		2B	:	•	•	1/1	$SB \leftarrow \{M(X,Y)\}$
Memory	ST		1D	٠	٠	•	1/1	M(X,Y)+(AC)
Transfer	STDC	į	1A	•	•	†C	1/1	M(X,Y)+(AC), Y+(Y)-1
	STIC		OA .	•		‡C	1/1	M(X,Y)+(AC), Y+(Y)+1
	STS		2A	t	٠	•	1/1	M(X,Y)+(SB)
	X		OB	4	•	•	1/1	(AC)*{M(X,Y)}
	XID -	D	50-53*	_			1/1	(AC)*{M(0,D)}; D=0 to 3 (X=0, Y=D)
	XYD	D	54-57*	‡*2	•	•	1/1	$(Y) \neq \{M(0,D)\}; D=4 \text{ to } 7 (X=0, Y=D)$
Constant	CLA		90	ļ.	•	•	1/1	AC+0 (Included in LI instruction)
Transfer	LI		90-9F*		•	•	1/1	AC+imm; imm=0 to 15
	LXI	imm		1	•	•	1/1	X3+0, X2 to X0+imm; imm=0 to 7
l i	LXID		3D90-	‡	•		2/2	X+imm; imm=0 to 15
			3D9F*					
	LRXA	imm	3D20-	•	•	•	2/3	$X \leftarrow \{ROM(\underbrace{imm \mid X \mid Y})\}d, d=7-4$
		l	3D3F*					$AC \leftarrow \{ROM(\underbrace{imm \mid X \mid Y})\}d, d=3-0$
		- 1						imm=0 to 31
	LYI	imm		t	•	•	1/1	Y +imm; imm=0 to 15
Arithmetic			0E	‡		∱C	1/1	$AC+(AC)+\{M(X,Y)\}+(CF)$
& Logical	ΑI	imm	3D80-	‡	‡	†C	1/1	AC+(AC)+imm; imm=0 to 15
Operations			3D8F					
	AND		0F	‡		↓Z	1/1	$AC+(AC)\cap\{M(X,Y)\}$
	С		2E	ţ	‡	ŧΖ	1/1	$\{M(X,Y)\}-(AC)$
	CI		BO-BF*		‡	ŧΖ	1/1	imm-(AC); imm=0 to 15
L	CYI	imm	AO-AF*	•	· .	12	1/1	imm-(Y); imm=0 to 15

2-550

	Mnemonic	Code	El a	~/\$+	o turel	Byte/	
	+Operand		ZF	CF	ST	Cycle	
	DAA	10	· ·	‡	†C	1/1	AC+(AC)+6 if (AC)>9 or (CF)=1
	DAS	11		:	†C	1/1	
	DCA	3D8F		t	†C	1/1	AC+(AC)+10 if (AC)>9 or (CF)=1
	DCM	19		•	†C		AC+(AC)+15 (Included in AI instruc-
1	DCY				†C	1/1	$M(X,Y)+\{M(X,Y)\}-1 $ tion)
l 1		18 2F	•	<u> </u>		1/1	Y+(Y)-1
	EOR ICA		-	î	ΙZ	1/1	$AC+\{M(X,Y)\}\oplus(AC)$
1 1		3D81	i		†C	1/1	AC+(AC)+1 (Included in AI instruc-
1	ICM	09		•	†C	1/1	$M(X,Y)+\{M(X,Y)\}+1$ tion)
1	ICX	3DAC	:		†C	2/2	X+ (X)+1
	NEG NEG	08 2D	\div	\vdash	↓C	1/1	<u>Y+(Y)+1</u>
	OR	1F	·	•	12	1/1	AC+(AC)+1
_	ROL	0C	÷	ī		1/1	$AC+\{M(X,Y)\}\cup(AC)$
1	KOT	UC	٠ ا	+	†C	1/1	(CF) A.C.
]],	DOD.	10	:				CF A.C.
· [.·	ROR	1C	٠ ا	‡	τC	1/1	
l	ana	- 17				1.15	A,C, CF
	SBC	1E	‡	1	fC	1/1	$AC+\{M(X,Y)\}-(AC)-(CF)$
	RBIT bp	34-37*		•	•	1/1	$\{M(X,Y)\}$ bp+0; bp=0 to 3
	SBIT bp	30-33*	•	·		1/1	$\{M(X,Y)\}$ bp+1; bp=0 to 3
tion 1	RBA bp	3DA4	•	•	•	2/2	(AC)bp+0 ; bp=0 to 3
1.	 .	3DA7 *					
	SBA bp	3DA0	•	•	٠	2/2	(AC)bp←1 ; bp=0 to 3
-		3DA3 *	_				
	TBA bp	4C-4F*		•	‡Ζ	1/1	(AC)bp-1 ; bp=0 to 3
	TBIT bp	38-3B*		•	↓Z	1/1	$\{M(X,Y)\}$ bp-1; bp=0 to 3
Control	EN imm		•	•		2/2	Enable the internal resources by
l · [.		3EFF*					the operand byte (2nd byte); *3
]]	DIS imm	3F00-	•	•	•	2/2	Disable the internal resources by
l -		3FFF*					the operand byte (2nd byte); *3
	RST	3DAD	•	•	·	2/2	System initialization
	IN	13	1	•	·	1/1	AC+(R)Y ; Y=0 to 3 (Port #)
Output							AC+(REG)Y; Y=8 to 12, 14, 15
1	INK	12	ţ	•	•	1/1	AC+(K)
·	INX	3DAA	•	•	•	2/2	AC+E(Y) ; Y=0 to 12
1 1	OUT	03	•	•	·	1/1	(R)Y+(AC); Y=0 to 3 (Port #)
1							(REG)Y+(R);Y=8 to 11, 13
	OUTO	01	•	•	•	1/1	E3-E0+(AC)
	OUTP	02	•	•	•	1/1	E8-E4+(AC)
1 —	OUTX	3DAB	•	•	•	2/2	(E)Y+AC; Y=0 to 12
	ANDX	3DA8	•	•	.	2/2	$E+(AC)\cap\{(E)Y\}; Y=0 \text{ to } 12$
	ORX	3DA9	•	•	<u> </u>	2/2	$E\leftarrow(AC)\cup\{(E)Y\}; Y=0 \text{ to } 12$
1	RSTD d	44-47*	1	•		1/1	(R)d+0; d=0 to 3 (Bit # of port #0)
	RSTR	22	•	٠	•	1/1	(R)Y+0; Y=0 to 15 (Bit #)
	SETD d	40-43*	•	•	•	1/1	(R)d+1; d=0 to 3 (Bit # of port #0)
_	SETR	20	•	·	•	1/1	(R)Y+1; Y=0 to 15 (Bit #)
	TSTD d	48-4B*	•	•	ΙZ	1/1	(R)d-1; d=8 to 11 (Bit #)
	TSTR	24	٠	·	ţΖ	1/1	(R)Y-1; Y=0 to 15 (Bit #)
Branch	CALL add		•	•	$ \cdot $	2/2	If ST=1, Subroutine call for addr;
		6FFF*					addr=0 to 4095.
	ł	OLIT.					
							ST=0, Not Subroutine Call.
	ALX addr	3D4000		•		3/3	
				•	•	3/3	ST=0, Not Subroutine Call.




Table 5: INSTRUCTION SET SUMMARY (Continued)

	Mnemonic	Code	Fla	g/St	atus	Byte/	Omeration
	+Operand	(Hex.)	ZF	CF	ST	Cycle	Operation
Branch	JMP addr	CO-FF*	•	•	٠	1/1	If ST=1, Branch to addr; addr=0 to 63
							ST=0, No Branch.
	JPXY addr	3D00-	•	· '	٠	2/2	Branch always to addr on page #n;
		3D1F*		i			
1	JPL addr	7000-	•	١٠		2/2	If ST=1, Branch to addr;
	1	7FFF*					addr=0 to 4095.
		1.		l			ST=0, No branch.
İ	JPLX addr			٠.	·	3/3	If ST=1, Branch to addr;
		3DDFFF*	1	İ			addr=0 to 8191. *4
			L				ST=0, No Branch.
	RTI	3C	•	•		1/1	Return from interrupt routine
	RTS	2C	<u> </u>	<u> • </u>	•	1/1	Return from subroutine
Flag	RSTC	23		1	•	1/1	CF+0
Manipula-	SETC	21	·	1	·	1/1	CF+1
tion	TSTC	28		•	↓CF	1/1	(CF)-1
	TSTI	25	١.	١٠	1IF	1/1	(IF)-1, (If IRQ=L, IF=1)
	TSTS	27	١.	١٠	↓SF	1/1	(SF)-1, SF+0
ļ	TSTV	26	•	١.		1/1	(VF)-1, VF+0
	TSTZ	29	•	٠.	↓ZF	1/1	(ZF)-1
Other	NOP	00	•	•		1/1	No operation

Notes:

- *1: ZF is set or reset depending on contents of AC after instruction execution.
- *2: ZF is set or reset depending on contents of Y after instruction execution.
- *3: Each bit of the operand (the second byte) functions as follows:



*4: addr=6144 to 8191 for MB88551 only



Symbols and Abreviations

ZF

Zero flag

Symbols	Meaning .
<u></u>	Is transferred to
*	Is exchanged with
+	Arithmetic plus
	Arithmetic minus
0	Logical exclusive or
- ⊕ ∩	Logical OR
IJ	Logical AND
(Overline)	
() `	Contents of parenthesis
↑	Set to "1" always
\	Set to "0" always
‡	Affected (set or reset) by operation results
† C	Set to "0" due to carry (not carry flag)
↓CF	Set to "0" due to carry flag
↓IF	Set to "0" due to interrunt flag
∳SF	Set to "0" due to serial buffer full/empty flag
↓VF	Set to "0" due to timer/counter overflow flag
↓Z	Set to "O" due to zero (not zero flag)
↓ZF	Set to "0" due to zero flag
•	Not affected
Abbreviation	Meaning
AC	Accumulator
addr	Jump address
bp	Bit pointer (that is part of the instruction code)
C _	Carry
CF	Carry flag
đ	Direct line number (that is part of the instruction code)
DT	Program delay timer for programmable pulse generator
E	E-Port (#0: E3-E0, #1: E7-E4, #B: E47-E43, #C: E51-E48)
(E)Y; Y=n IF	E-Port #n specified by Y-register (E=0 to C)
imm	Interrupt flag
IRQ	Immediate data
LSB	Interrupt request
M(X,Y)	Least significant bit
(, - /	Data memory (RAM) location indirectly addressed by data pointer (X- and Y-registers)
M(0,D)	Data memory (RAM) location directly addressed by "D" bits in the
	instruction code, in page #0 (X=0)
MSB	Most significant bit
PW	Pulse width latch for programmable pulse generator
R	R-Port (#0: R3-R0, #1: R7-R4, #2: R11-R8, #3: R15-R12)
(R)Y; Y=n	U R-Port #n specified by Y-register (Y=0 to 3)
4-1	(2) R-Port bit n specified by Y-register (Y=0 to 15)
(R)d; d=n	R-Port bit n specified by "d" bits in the instruction code
SBH	Serial buffer high register
SBL	Serial buffer low register
SF	Serial buffer full/empty flag
ST Th	Status flag
TL	Timer/counter high byte
VF	Timer/counter low byte
X	Timer/counter overflow flag
Xn	X-register (that indicates page # in data memory RAM) The n-th bit X-register
Y	Y-register
Ž	Zero 2-553
7F	Tomo flag

Table 6: INSTRUCTION CODES SUMMARY

H	0	1	2	3	4	5	6	7	8	9	A	В	С	ם	E	F
0	NOP	OUTO	OUTP	OUT	TAY	TATC	TADT	TAS	ICY	ICM	STIC	х	ROL	L	ADC	AND
1	DAA	DAS	INK	IN	TYA	TTCA	TAPW	TSA	DCY	DCM	STDC	ХХ	ROR	ST	SBC	OR
2	SETR	SETC	RSTR	RSTC	TSTR	TSTI	TSTV	TSTS	тѕтс	TSTZ	STS	LS	RTS	NEG	С	EOR
3			BIT bp				BIT bp		TBIT bp				RTI	* EXT	EN imm	DIS imm
4			ETD d				STD d				STD d				В А	
5			XD D													
6		CALL addr														
7									PL ddr							
8									YI .mm							
9	(CLA)	i ! ! !							.I .mm							
A			- w						YI .mm							
В			· · · · ·) t	.mm			· · · ·				
С																
D									MP							
E								é	iddr							
F				_												

- 1		
NOTE:	: 1-byte/1-cycle instruction	: 2-bytes/2-cycles instruction
	* See the next page 2-554	

MB88550 SERIES



Table 6: INSTRUCTION CODES SUMMARY (Continued)
Extended instruction

3DL	r									T	r			,		
3DH	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0								JP	XY							
1								ad	dr							
2				,				LR	XA		- 1. · · · · · · · · · · · · · · · · · ·					
3								ím								
4							-	CA	ı.x							
5	<u>-</u>							ad								
6				-		-		NOT	USE	-	-			.		···
7																
8		(ICA)						A 1	I mm							(DCA)
9		, .						LX	ID							
A		SB	A			Rì	BA		ANDX	ORX	INX	OUTX	ICX	RST	NOT	USE
В								NOT	USE							
С	•							JPI	LX							
D														_		
E								NOT	USE							
F									<u></u>							

Note: : 3 bytes/3 cycles instruction 2-555



PRODUCT LINE-UP AND DEVELOPMENT TOOLS

The MB88550 series consists of the MB88551 and MB88552. The MB88558 are available as piggyback EPROM evaluation devices for MB88550 series. Refer to Table 7.

Table 7: MB88550 SERIES PRODUCT LINE-UP & DEVELOPMENT TOOLS

MB88551-PF	MB88552-PF	MB88558-CF-10X
OV 0 1-4	CV O bit-	8K x 8 bits
(Un-cnip mask RUN)	(On-chip mask ROH)	(Piggyback EPROM) 256 x 4 bits
(0-7)	(0-7)	(0-7)
m + 1 (0 1)	T-4-1 60 14	Total 68 lines
		10tal 66 lines
· · · · · · · · · · · · · · · · · · ·	-	0 1
•	_	68
		5 (Including
		serial I/0)
Serial 1/0)	seriar 1/0)	· Standard
		pull-up(-101/201)
-	*	· High-current
	_	open-drain
, ,	. •	(-102/103/202)
1 -	_	(Mask option)
(Hask Option)	(nask option)	(nask operon)
8 levels	8 levels	8 levels
Yes (Auto loading)	Yes (Auto loading)	Yes (Auto loading)
8 bits	8 bits	8 bits
Internal/External	Internal/External	Internal/External
Yes	Yes	Yes
4/8 bits	4/8 bits	4/8 bits
Internal/External	Internal/External	Internal/External
Yes	Yes	Yes
Yes		Yes
· Crystal/External		· Crystal/External
· RC-network/	,	(Fixed)
External		
(Mask option)		
0.5MHz-3MHz	1	_
		(1MHz-6.0MHz)
Yes/No		Yes
(Mask option)	(Mask option)	(Fixed)
Ves	Yes	Yes
	1	Single level
1 -		4 Sources
		Yes (9 bit)
100 () 210)		=== (- ===/
Yes	Yes	Yes
	· Programmable	· Programmable
1	successive	successive
		approximation
	· 5 bit	· 5 bit
· 4 channel	· 4 channel	· 4 channel
	8K x 8 bits (On-chip mask ROM) 256 x 4 bits (0-7) Total 68 lines 0 0 68 5 (Including serial I/O) Standard pull-up Standard open-prain High-current open-drain (Mask option) 8 levels Yes (Auto loading) 8 bits Internal/External Yes 4/8 bits Internal/External Yes 4/8 bits Internal/External Yes Crystal/External RC-network/External (Mask option) 0.5MHz-3MHz (1MHz-6.0MHz) Yes/No (Mask option) Yes Single level 4 Sources Yes (9 bit) Yes Programmable successive approximation 5 bit	8K x 8 bits (On-chip mask ROM) 256 x 4 bits (O-7) Total 68 lines O O O 68 5 (Including serial I/O) Standard pull-up Standard open-prain High-current open-drain (Mask option) 8 levels Yes (Auto loading) 8 bits Internal/External Yes 4/8 bits Internal/External Yes Crystal/External RC-network/ External (Mask option) Yes/No (Mask option) Yes Single level 4 Sources Yes (9 bit) Yes Programmable successive approximation 5 bit Catal 68 lines O O O O O O O O O O O O O O O O O O O



PRODUCT LINE-UP AND DEVELOPMENT TOOLS

Table 7: MB88550 SERIES PRODUCT LINE-UP & DEVELOPMENT TOOLS (Continued)

	MB88551-PF	MB88552-PF	MB88558-CF-XXX
Standby Function:	V (M-	V (V -	V (101/101/101)
Standby Function:	· Yes/No	· Yes/No	· Yes(101/102/103)
Todatastas Washad	(Mask option)	(Mask option)	No(201/202)
-Initiation Method	· Software	· Software	· Software
-Oscillator State	· Idle	· Idle	· Idle
During Standby	· Stop(Software	· Stop(Software	· Stop(Software
i _	selectable)	selectable)	selectable)
-Output State	· Hold	· Hold	· Hold (-102/-103)
During Standby	· High-Z	· High-Z	· High-Z (-101)
	(Mask option)	(Mask option)	(Mask option)
-Standby Off Reset	· Yes/No	· Yes/No	· No
Function	(Mask option)	(Mask option)	
Output Port Level During Reset	· High/Low	· High/Low	· High(101/102/201/ 202)
During Medee	(Mask option)	(Mask option)	· RO-R7:L, Other:H
<u> </u>	(mask operon)	(mask operon)	(103)
Watch Dog Timer	· No	· No	· No (Fixed)
Function	· Yes	Yes	No (Fixed)
Tanction			
Number of	(Mask option) 82	(Mask option) 82	82
Instructions	02	\ \frac{\sigma_2}{\cdot}	02
Instruction	1/1, 2/2, 2/3, or	1/1, 2/2, 2/3, or	1/1,2/2, 2/3, or
Length/Cycle	3/3	3/3	3/3
Min. Instruction	2.0 µs at 6 MHz	2.0 µs at 6 MHz	2.0 µs at 6 MHz
Execution Time	(With prescaler)	(With prescaler)	(With prescaler)
Power Supply:	Single +5V	Single +5V	Single +5V
VCC:	1 22.02	521.620	
-Active	· 4.5V to 5.5V	· 4.5V to 5.5V	· 4.5V to 5.5V
-Standby	· 3.5V to 6.0V	· 3.5V to 6.0V	· 3.5V to 6.0V
Analog supply(AVCC		· 4.5V to 5.5V	· 4.5V to 5.5V
Operating	Í		
Temperature range:	-30°C to +70°C	-30°C to +70°C	-30°C to +70°C
Process	CMOS	CMOS	CMOS
Package	80-pin plastic	80-pin plastic	80-pin ceramic
1	flat package	flat package	module
Development Tools:	1		
-Hardware		mit (Common)	
		or board with keyboa	ard (Common)
	MB2115-36A : DUE b		` '
	1	writer (Common)	
-Software		lec series III MDS o	ross-assembler
1	SM07415-A012: CP/M-		
	SMXXXXX-XXXX: PC-DC		
	SM07415-G022: CP/M-		
	SMXXXXX-XXXX: PC-DC		
	1		



ELECTRICAL CHARACTERISTICS

• ABSOLUTE MAXIMUM RATINGS†

B	Cb-1		Rating		Unit	Remarks
Parameter	Symbol	Min.	Тур.	Max.	OHIL.	Kemarks
Supply Voltage	v _{CC}	V _{SS} -0.3		V _{SS} +7.0	V	
	v_{SS}		0		٧	
Analog Supply Voltage	AV _{CC} AV _R -	V _{SS} -0.3		V _{SS} +7.0	v	Should not exceed $V_{\mathbb{CC}}$.
Input Voltage	V _{IN}	V _{SS} -0.3		V _{SS} +7.0	v	Should not exceed V _{CC} +0.3V
Output Voltage	V _{OUT}	V _{SS} -0.3		V _{SS} +7.0	v	Should not exceed V _{CC} +0.3V
Output Low Current	IOT			20	mA	
Total Output Low Current	ΣΙ _{ΟL}			80	mA	
Power Dissipation	PD			600	шW	
Operating Ambient Temperature	TA	-30		+70	°C	
Storage Temperature	TSTG	-55		+150	°C	

[†] Permanent device damage may occur if the above ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

• RECOMMENDED OPERATING CONDITIONS

Desembles	ameter Symbol Value	Value		Unit	Remarks	
Parameter	2 Ашрот	Min.	Typ.	Max.	OHIL	Kemarka
Supply Voltage	v _{CC}	4.5	5.0	5.5	V	Active operation range
		3.5		6.0	V	Standby operation range
	v _{SS}		0		V	
Analog Supply	AVCC	4.5		5.5	V	
Voltage	AV _R -	0		AV _{CC}	V	
Input High Voltage	V _{IH}	0.7·V _{CC}		V _{CC} +0.3	V	E-, R-Ports SI, PGI, EX(crystal/ceramic)
	VIHS	0.8·V _{CC}		V _{CC} +0.3	V	START, EX(RC-network), IRQ, TC, SC/TO, RESET,
Input Low Voltage	VIL	V _{SS} -0.3		0.3·V _{CC}	V	E-, R-Ports SI, PGI, EX(crystal/ceramic)
	VILS	V _{SS} -0.3		0.2·V _{CC}	V	START, EX(RC-netwarok), IRQ, TC, SC/TO, RESET
Operating Ambient Temperature	TA	-30		+70	°C	

MB88550 SERIES



• DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Pin/Port	Conditions		Value		Unit
Outmut III ah				Min.	Тур.	Max.	OHIT
Output High Voltage	VOH	E-, R-Ports (Standard pull- up),	V _{CC} =4.5V I _{OH} =-200μA	2.4			V
		X (Selected by mask option)	V _{CC} =4.5V I _{OH} =-10μA	4.0			V
Output Low Voltage	v _{OL}	E-, R-Ports (All output option), RESET,	V _{CC} =4.5V I _{OL} =1.8mA			0.4	v
		X (Selected by mask option)	V _{CC} =4.5V I _{OL} =3.6mA			0.6	V
		E-,R-Ports(High- current open- drain)	I _{OL} =10mA			2.0	V
Input leakage Current	IIH	EX	V _{CC} =5.5V V _{IH} =5.5V			60	μÅ
·	IIL	E-, R-Ports (Standard pull- up)	V _{CC} =5.5V V _{IL} =0.4V			~1.8	mA
		EX, RESET	V _{CC} =5.5V V _{IL} =0.4V			-60	μА
Open-drain Output Leakage Current		E-,R-Ports(High- current/standard open-drain)	V _{OH} =5.5V (N-ch. Tr off)		0.1	10	μА
Total I/O Leakage Current (High-Z)	ΣΙΙΖ	E-, R-Ports (High-Z during standby mode)	V _{CC} =6.0V(Standby) V _{IN} =0V to 6.0V			±25	μA
Supply Current		V _{CC}	V _{CC} =5.0V(Typ.) fc=1MHz(Operation) All outputs open		3		mA
	ICCH	V _{CC} (Standby mode)	V _{CC} =6.0V(Max.) fc=0Hz(Standby) All outputs open			15	μА
Input Capacitance	CIN	All pins except VCC, VSS	fc=1MHz		10	20	pF



AC CHARACTERISTICS

CLOCK TIMING (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol .	Pin/ Port	Conditions	Value Min. Max.		Unit	Remarks	
Clock Frequency	f _c	EX,	Crystal/ceramic or RC-network	0.5	3		Without prescaler	
Troquency			OSC, external clock drive Figs. 4 and 5	1	6	MHz	With prescaler	
Clock Cycle Time	t _{cyc}	EX, X	Figs. 4 and 5	0.33	2	μs		
Input Clock Pulse Width	P _{WCH} ,	EX	External clock drive	100		ns	Without prescaler	
	WOD .		(with X open) Figs. 4 and 5	50			With prescaler	
Input Clock Rise/Fall Time	t _{cr} ,	EX	External clock drive (with X open) Figs. 4 and 5	5	200	ns		




Fig. 5: CLOCK CIRCUIT CONFIGURATIONS

(2) RC-Network *

Oscillation

(1) Crystal/Ceramic Oscillation

EX

- X EX 101
- (3) External Clock Orive




* When the RC-network oscillation is used, the following conditions must be 1) The prescaler is not used. met:

X

- 2) $V_{CC}=5V\pm10\%$
- 3) T_A=-30°C to +70°C
 4) f_C does not exceed 3MHz (Max. setting clock frequency is about 2.4MHz at V_{CC}=5V and T_A=25°C.)

Fig. 6: RC-NETWORK OSCILLATION CHARACTERISTICS (EXAMPLE)




External Capacitor C (pF)


Note:

When the RC-network oscillations is used, the following conditions must be 1) The prescaler is not used. 2) V_{CC}=5V±10%

3) $T_A = -30^{\circ}C$ to $70^{\circ}C$

4) fc does not exceed 2.4MHz.





Crystal Oscillation Frequency (MHz)

Notes:


- 1) The cross-hatched portion shows an area where the on-chip oscillator has stable oscillation characteristics and short oscillation stabilization time when an average crystal resonator is used. This chart gives an aim value of the external capacitor to realize a desired oscillation frequency. When an exact oscillation frequency is needed, a capacitor value should be determined, adjusting to individual crystal resonator characteristics.
- 2) Generally speaking, crystal resonators with lower oscillation frequency tend to have longer oscillation stabilization time and wider characteristic variations which affect on-chip oscillator characteristics. So, we recommend to use high-frequency crystal resonator with on-chip 1/2 prescaler.


• OUTPUT TIMING (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Pin/Port	Condi-	Vai	7,		
			tions	Min.	Max.	Unit	
E-, R-Ports Delay Time	tEDH	E-Port, R-Port	Fig. 8 *1		1000	ns	
	tEDL				350	7	
Serial Port Delay Time	t _{SDH}	SO	Fig. 8		1000	ns	
	TSDL		Trig. 0		350		
Pulse Generat- or Output Port		PG0	Fig. 8		1000	ns	
Delay Time	T_{PDL}	-	Lig. 0		350		

Note:

- *1. A $10k\Omega$ pull-up is required when open-drain output is used.
- *2. All the output loading values are 50pF + 1TTL. See figure below.








INPUT TIMING (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Pin/Port	Conditions	Va]	77- 11	
	Dymbol	<u> </u>	l	Min.	Max.	Unit
Input Data Setup Time	tDS	E-Port, R-Port	Fig. 9	t _{cyc} +1000		ns
Input Data Hold Time	tDH				t _{cyc} -50	
SI Input Setup Time	tSDS	SI	Fig. 9	600		ns
SI Input Hold Time	tSDH			600		
Device Control Setup Time	^t CS	RESET	Fig. 9		2t _{cyc} -200	ns
(Synchronous mode)		ĪRQ			2t _{cyc} -200	
Device Control Hold Time	^t CH	RESET	Fig. 9	8t _{cyc} +50		ns
(Synchronous mode) Timing Input	.	ĪRQ	E/- 0	2t _{cyc} +50		
Setup Time (synchronous mode)	t _{TS}	TC	Fig. 9		2t _{cyc} -200	ns
Timing Input Hold Time (Synchronous mode)	t _{TH}	TC	Fig. 9	2t _{cyc} +50		ns
Pulse Generator Trigger Input Setup Time (synchronous mode)	t _{P\$}	PGI	Fig. 9		5t _{cyc} -200	ns
Pulse Generator Trigger Input Hold Time (Synchronous mode)	111	PGI	Fig. 9	5t _{cyc} +50		ns
Control Signal Low Level Time	PWCNL	SC/TO	Fig. 9	6t _{cyc} +250		
(Asynchronous mode)		IRQ,TC,PGI		6t _{cyc} +250 12t _{cyc} +250		ns
Control Signal	PWCNH	RESET	Fig. 9	12t _{cyc} +250		
High Level Time (Asynchronous mode)		RESET, TC, IRQ, PGI START		6t _{cyc} +250		ns
Control Signal Rise and Fall Time	tCNr, tCNf	START, SC/TO,IRQ RESET, TC, PGI	Fig. 9		ess than 20	0ns








• POWER-ON RESET

Parameter	C	Condi-	Value		Unit	P1	
rarameter	аушоот	tions	Min.	Max.	Unit	Remarks	
Power Supply	tr	Fig. 10	0.05	50	ms	Required for operation of	
Rise Time	_					the power-on reset circuit	
Power Supply	toff	Fig. 10	1		ms	Required for accurate circuit	
Shut-off Time						operation repeatability	



Note:

Power supply should be raised smoothly.



A/D CONVERTER CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

	0		04444		Unit		
Parameter	Symbol	Pin	Conditions	Min.	Тур.	Max.	Unit
Resolution						5	Bit
Linearity Error			T _A =25°C AV _{CC} =5.0V			±1.0	LSB
Differential Linearity Error			AV _R -=0V			±0.9	LSB
Zero Transition Voltage	V _{OT}			8	78	148	mV
Full-Scale Transition Voltage	V _{FST}			+4696	+4766	+4836	mV
Conversion Time			108 x t _{CYC}	36 *1		216*2	μs
Analog Port Input Current	IAIN	AN3-0				5	μA
Analog Input Voltage		AN3-0		AV _R -		AVCC	V
Reference Voltage		AV _R -		0	0	AVCC	v
Supply Current	IA	AVCC	AV _{CC} =5.0V fc=1 MHz All outpus open		3		mA
Standby Supply Current	I _{AH}	AVCC	AV _{CC} =5.5V fc=0 MHz standby mode, All outpus open			5	μΑ
Reference Voltage Supply Current	IR	AV _{CC} AV _R -	AV _{CC} -AV _R - AV _{CC} =5.0V, AV _R -=0V		0.6		mA

Notes:

- 1. Error between analog inputs is within 1/2 LSB when $AV_{R+}-AV_{R-}=5.0V$
- 2. Full-scale and offset can be adjust by an appropriate setting of AVR-.
- 3. Error becomes relatively larger as AVCC-AVR- becomes smaller.
- *1 fc=6.0 MHz (with prescaler)
- *2 fc=0.5 MHz (without prescaler)

Resolution


The minimum variation in an analog signal that can be discriminated by the A/D converter. (An analog voltage can be divided into $2^5=32$ parts.)

• Linearity Error

The difference between the line connecting the device zero transition point ("0 0000" \longleftrightarrow "0 0001") with the full scale transition point ("1 1111" \longleftrightarrow "1 1110"), the actual conversion characteristics.

· Differential Linearity Error

The difference from ideal input voltage required to change the output voltage code by 1LSB.



$$1LSB = \frac{V_{FST} - V_{OT}}{30}$$


Error =
$$\frac{V_{NT}-(1LSB \times N + V_{OT})}{1LSB}$$
 (LSB)

Differential Linearity =
$$\frac{V(N+1)T - V_{NT}}{1LSB}$$
 -1 (LSB)



PACKAGE DIMENSION

• MB88551-PF/MB88552-PF: 80-PIN PLASTIC FLAT PACKAGE



• MB88558-CF: 80-PIN CERAMIC MODULE

