
## CS/EE 217: GPU Architecture and Parallel Programming

#### **Tiled Convolution**


### Objective

- To learn about tiled convolution algorithms
  - Some intricate aspects of tiling algorithms
  - Output tiles versus input tiles

#### Tiled 1D Convolution Basic Idea




### Loading the left halo




```
int n = Mask_Width/2;
int halo_index_left = (blockIdx.x - 1)*blockDim.x + threadIdx.x;
if (threadIdx.x >= blockDim.x - n) {
    N_ds[threadIdx.x - (blockDim.x - n)] =
        (halo_index_left < 0) ? 0 : N[halo_index_left];
}</pre>
```

### Loading the internal elements



 $N_ds[n + threadIdx.x] = N[blockIdx.x*blockDim.x + threadIdx.x];$ 

### Loading the right halo




(halo index right >= Width) ? 0 : N[halo index right];

if (threadIdx.x < n) {</pre>

N ds[n + blockDim.x + threadIdx.x] =

```
global void convolution 1D basic kernel(float *N, float *P, int
Mask Width,
  int Width) {
  int i = blockIdx.x*blockDim.x + threadIdx.x;
  shared float N ds[TILE SIZE + MAX MASK WIDTH - 1];
  int n = Mask Width/2;
  int halo index left = (blockIdx.x - 1) *blockDim.x + threadIdx.x;
  if (threadIdx.x >= blockDim.x - n) {
   N ds[threadIdx.x - (blockDim.x - n)] =
      (halo index left < 0) ? 0 : N[halo index left];</pre>
 N ds[n + threadIdx.x] = N[blockIdx.x*blockDim.x + threadIdx.x];
  int halo index right = (blockIdx.x + 1) *blockDim.x + threadIdx.x;
  if (threadIdx.x < n) {</pre>
   N ds[n + blockDim.x + threadIdx.x] =
      (halo index right >= Width) ? 0 : N[halo index right];
  syncthreads();
  float Pvalue = 0;
  for (int j = 0; j < Mask Width; <math>j++) {
    Pvalue += N ds[threadIdx.x + j]*M[j];
 P[i] = Pvalue;
```


### **Shared Memory Data Reuse**



Mask\_Width is 5

- Element 2 is used by thread 4 (1X)
- Element 3 is used by threads 4, 5 (2X)
- Element 4 is used by threads 4, 5, 6 (3X)
- Element 5 is used by threads 4, 5, 6, 7 (4X)
- Element 6 is used by threads 4, 5, 6, 7 (4X)
- Element 7 is used by threads 5, 6, 7 (3X)
- Element 8 is used by threads 6, 7 (2X)
- Element 9 is used by thread 7 (1X)


#### **Ghost Cells**



```
global void convolution 1D basic kernel(float *N, float *P, int
Mask Width,
 int Width) {
 int i = blockIdx.x*blockDim.x + threadIdx.x;
 shared float N ds[TILE SIZE];
 N ds[threadIdx.x] = N[i];
  syncthreads();
  int This tile start point = blockIdx.x * blockDim.x;
  int Next tile start point = (blockIdx.x + 1) * blockDim.x;
  int N start point = i - (Mask Width/2);
  float Pvalue = 0;
  for (int j = 0; j < Mask Width; <math>j ++) {
    int N index = N start point + j;
     if (N index >= 0 && N index < Width) {
      if ((N index >= This tile start point)
         && (N index < Next tile start point)) {
        Value += N ds[threadIdx.x+j-(Mask Width/2)]*M[j];
      } else {
        Pvalue += N[N index] * M[j];
 P[i] = Pvalue;
```

### 2D convolution with Tiling P

- Use a thread block to calculate a tile of P
  - Thread Block size determined by the TILE\_SIZE



### Tiling N


 Each element in the tile is used in calculating up to MASK\_SIZE \* MASK\_SIZE P elements (all elements in the tile)


3	4	5	6	7
2	3	4	5	6
1	2	3	4	5
2	3	5	6	7
0	1	1	3	1

3	4	5	6	7	
2	3	4	5	6	
1	2	3	4	5	
2	3	5	6	7	
0	1	1	3	1	

3	4	5	6	7	
2	3	4	5	6	
1	2	3	4	5	
2	3	5	6	7	
0	1	1	3	1	


3	4	5	6	7
2	3	4	5	6
1	2	3	4	5
2	3	5	6	7
0	1	1	3	1






### High-Level Tiling Strategy

- Load a tile of N into shared memory (SM)
  - All threads participate in loading
  - A subset of threads then use each N element in SM




### Output Tiling and Thread Index (P)

- Use a thread block to calculate a tile of P
  - Each output tile is of TILE\_SIZE for both x and y



# Input tiles need to be larger than output tiles.



### Dealing with Mismatch

- Use a thread block that matches input tile
  - Each thread loads one element of the input tile
  - Some threads do not participate in calculating output
    - There will be if statements and control divergence

### Setting up blocks

```
#define O_TILE_WIDTH 12
#define BLOCK_WIDTH (O_TILE_WIDTH + 4)


dim3 dimBlock (BLOCK_WIDTH, BLOCK_WIDTH);
dim3 dimGrid ((imageWidth - 1)/O_TILE_WIDTH + 1,
  (imageHeight-1)/O_TILE_WIDTH+1, 1);
```

• In general, block width = Tile width + mask width – 1;

### Using constant memory for mask

- Since mask is used by all threads and not modified:
  - All threads in a warp access the same locations at every time
  - Take advantage of the cachable constant memory!
  - Magnify memory bandwidth without consuming shared memory
- Syntax:


# Shifting from output coordinates to input coordinates



## Shifting from output coordinates to input coordinate

```
int tx = threadIdx.x;
int ty = threadldx.y;
int row o = blockldx.y * TILE SIZE + ty;
int col_o = blockldx.x * TILE SIZE + tx;
int row_i = row_o - 2; //MASK SIZE/2
int col_i = col_o - 2; //MASK SIZE/2
```

## Threads that loads halos outside N should return 0.0



### Taking Care of Boundaries

```
float output = 0.0f;
if((row_i >= 0) && (row_i < N.height) &&
 (col i \ge 0) \&\& (col i < N.width)) {
 Ns[ty][tx] = N.elements[row i*N.width + col i];
else{
 Ns[ty][tx] = 0.0f;
```

## Some threads do not participate in calculating output.

```
if(ty < TILE_SIZE && tx < TILE_SIZE){
  for(i = 0; i < MASK_SIZE; i++) {
    for(j = 0; j < MASK_SIZE; j++) {
      output += Mc[i][j] * Ns[i+ty][j+tx];
    }
}</pre>
```

### Some threads do not write output

```
if(row_o < P.height && col_o < P.width)
P.elements[row_o * P.width + col_o] = output;</pre>
```

#### In General

 BLOCK\_SIZE is limited by the maximum number of threads in a thread block

- Input tile sizes could be could be k\*TILE\_SIZE + (MASK\_SIZE-1)
  - For 1D convolution what is it for 2D convolution?
  - By having each thread to calculate k input points (thread coarsening)
  - k is limited by the shared memory size
- MASK\_SIZE is decided by application needs

### ANY MORE QUESTIONS? READ CHAPTER 8