




SERIAL-IN PARALLEL-OUT SHIFT REGISTER

The SN54/74LS164 is a high speed 8-Bit Serial-In Parallel-Out Shift Register. Serial data is entered through a 2-Input AND gate synchronous with the LOW to HIGH transition of the clock. The device features an asynchronous Master Reset which clears the register setting all outputs LOW independent of the clock. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all Motorola TTL products.

- Typical Shift Frequency of 35 MHz
- Asynchronous Master Reset
- Gated Serial Data Input
- Fully Synchronous Data Transfers
- Input Clamp Diodes Limit High Speed Termination Effects
- ESD > 3500 Volts

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:
The Flatpak version
has the same pinouts
(Connection Diagram) as
the Dual In-Line Package.

PIN NAMES

| | |
|-------|--------------------------------------|
| A, B | Data Inputs |
| CP | Clock (Active HIGH Going Edge) Input |
| MR | Master Reset (Active LOW) Input |
| Q0–Q7 | Outputs (Note b) |

LOADING (Note a)

| HIGH | LOW |
|----------|--------------|
| 0.5 U.L. | 0.25 U.L. |
| 0.5 U.L. | 0.25 U.L. |
| 0.5 U.L. | 0.25 U.L. |
| 10 U.L. | 5 (2.5) U.L. |

NOTES:


a) 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.

b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.


SN54/74LS164

SERIAL-IN PARALLEL-OUT SHIFT REGISTER


LOW POWER SCHOTTKY



J SUFFIX
CERAMIC
CASE 632-08



N SUFFIX
PLASTIC
CASE 646-06




D SUFFIX
SOIC
CASE 751A-02

ORDERING INFORMATION


| | |
|------------|---------|
| SN54LSXXXJ | Ceramic |
| SN74LSXXXN | Plastic |
| SN74LSXXXD | SOIC |

LOGIC SYMBOL



SN54/74LS164

LOGIC DIAGRAM



FUNCTIONAL DESCRIPTION

The LS164 is an edge-triggered 8-bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (A or B); either of these inputs can be used as an active HIGH Enable for data entry through the other input. An unused input must be tied HIGH, or both inputs connected together.

Each LOW-to-HIGH transition on the Clock (CP) input shifts data one place to the right and enters into Q0 the logical AND of the two data inputs (A•B) that existed before the rising clock edge. A LOW level on the Master Reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all Q outputs LOW.

MODE SELECT — TRUTH TABLE

| OPERATING MODE | INPUTS | | | OUTPUTS | |
|----------------|--------|---|---|---------|---------|
| | MR | A | B | Q0 | Q1–Q7 |
| Reset (Clear) | L | X | X | L | L – L |
| Shift | H | l | l | L | q0 – q6 |
| | H | l | h | L | q0 – q6 |
| | H | h | l | L | q0 – q6 |
| | H | h | h | H | q0 – q6 |

L (l) = LOW Voltage Levels
H (h) = HIGH Voltage Levels
X = Don't Care
qn = Lower case letters indicate the state of the referenced input or output one set-up time prior to the LOW to HIGH clock transition.

GUARANTEED OPERATING RANGES

| Symbol | Parameter | | Min | Typ | Max | Unit |
|--------|-------------------------------------|----------|-------------|------------|-------------|------|
| VCC | Supply Voltage | 54 74 | 4.5 4.75 | 5.0 5.0 | 5.5 5.25 | V |
| TA | Operating Ambient Temperature Range | 54 74 | –55 0 | 25 25 | 125 70 | °C |
| IOH | Output Current — High | 54, 74 | | | –0.4 | mA |
| IOL | Output Current — Low | 54 74 | | | 4.0 8.0 | mA |

SN54/74LS164

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| Symbol | Parameter | | Limits | | | Unit | Test Conditions | |
|-----------------|--------------------------------|--------|--------|-------|------|------|--|---|
| | | | Min | Typ | Max | | | |
| V _{IH} | Input HIGH Voltage | | 2.0 | | | V | Guaranteed Input HIGH Voltage for All Inputs | |
| V _{IL} | Input LOW Voltage | 54 | | | 0.7 | V | Guaranteed Input LOW Voltage for All Inputs | |
| | | 74 | | | 0.8 | | | |
| V _{IK} | Input Clamp Diode Voltage | | | −0.65 | −1.5 | V | V _{CC} = MIN, I _{IN} = −18 mA | |
| V _{OH} | Output HIGH Voltage | 54 | 2.5 | 3.5 | | V | V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table | |
| | | 74 | 2.7 | 3.5 | | | | |
| V _{OL} | Output LOW Voltage | 54, 74 | | 0.25 | 0.4 | V | I _{OL} = 4.0 mA | V _{CC} = V _{CC} MIN, V _{IN} = V _{IH} or V _{IL} per Truth Table |
| | | 74 | | 0.35 | 0.5 | V | I _{OL} = 8.0 mA | |
| I _{IH} | Input HIGH Current | | | | 20 | μA | V _{CC} = MAX, V _{IN} = 2.7 V | |
| | | | | | 0.1 | mA | V _{CC} = MAX, V _{IN} = 7.0 V | |
| I _{IL} | Input LOW Current | | | | −0.4 | mA | V _{CC} = MAX, V _{IN} = 0.4 V | |
| I _{OS} | Short Circuit Current (Note 1) | | −20 | | −100 | mA | V _{CC} = MAX | |
| I _{CC} | Power Supply Current | | | | 27 | mA | V _{CC} = MAX | |

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS ($T_A = 25^\circ\text{C}$)

| Symbol | Parameter | Limits | | | Unit | Test Conditions |
|--------------------------------------|--|--------|----------|----------|------|---|
| | | Min | Typ | Max | | |
| f_{MAX} | Maximum Clock Frequency | 25 | 36 | | MHz | $V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$ |
| t_{PHL} | Propagation Delay MR to Output Q | | 24 | 36 | ns | |
| t_{PLH} t_{PHL} | Propagation Delay Clock to Output Q | | 17 21 | 27 32 | ns | |

AC SETUP REQUIREMENTS ($T_A = 25^\circ\text{C}$)

| Symbol | Parameter | Limits | | | Unit | Test Conditions |
|------------------|---------------------------|--------|-----|-----|------|--------------------------|
| | | Min | Typ | Max | | |
| t_W | CP, MR Pulse Width | 20 | | | ns | $V_{CC} = 5.0 \text{ V}$ |
| t_s | Data Setup Time | 15 | | | ns | |
| t_h | Data Hold Time | 5.0 | | | ns | |
| t_{rec} | MR to Clock Recovery Time | 20 | | | ns | |

SN54/74LS164

AC WAVEFORMS

*The shaded areas indicate when the input is permitted to change for predictable output performance.




Figure 1. Clock to Output Delays and Clock Pulse Width




Figure 2. Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time




Figure 3. Data Setup and Hold Times