# embOS

Real-Time
Operating System

CPU & Compiler specifics for Cortex M using Segger Embedded Studio



Document: UM01061 Software version 4.24

Revision: 0
Date: July 6, 2016



A product of SEGGER Microcontroller GmbH & Co. KG

www.segger.com

#### **Disclaimer**

Specifications written in this document are believed to be accurate, but are not guaranteed to be entirely free of error. The information in this manual is subject to change for functional or performance improvements without notice. Please make sure your manual is the latest edition. While the information herein is assumed to be accurate, SEGGER Microcontroller GmbH & Co. KG (SEGGER) assumes no responsibility for any errors or omissions. SEGGER makes and you receive no warranties or conditions, express, implied, statutory or in any communication with you. SEGGER specifically disclaims any implied warranty of merchantability or fitness for a particular purpose.

## Copyright notice

You may not extract portions of this manual or modify the PDF file in any way without the prior written permission of SEGGER. The software described in this document is furnished under a license and may only be used or copied in accordance with the terms of such a license.

© 2010 - 2016 SEGGER Microcontroller GmbH & Co. KG, Hilden / Germany

#### **Trademarks**

Names mentioned in this manual may be trademarks of their respective companies.

Brand and product names are trademarks or registered trademarks of their respective holders.

#### Contact address

SEGGER Microcontroller GmbH & Co. KG

In den Weiden 11 D-40721 Hilden

Germany

Tel.+49 2103-2878-0 Fax.+49 2103-2878-28

E-mail: support@segger.com Internet: http://www.segger.com

## **Manual versions**

This manual describes the current software version. If any error occurs, inform us and we will try to assist you as soon as possible. Contact us for further information on topics or routines not yet specified.

Print date: July 6, 2016

Software	Revision	Date	Ву	Description
4.24	0	160706	МС	Chapters "VFP support" updated.
4.16	0	160404	RH	New software version. Added new chapter: embOS Thread Script
4.14	0	151211	MC	New software version.
4.12b	0	151005	MC	New software version.
4.12	0	150821	SC	New software version.
4.10b	0	150609	SC	First Version.

# **About this document**

### **Assumptions**

This document assumes that you already have a solid knowledge of the following:

- The software tools used for building your application (assembler, linker, C compiler)
- The C programming language
- The target processor
- DOS command line

If you feel that your knowledge of C is not sufficient, we recommend The C Programming Language by Kernighan and Richie (ISBN 0-13-1103628), which describes the standard in C-programming and, in newer editions, also covers the ANSI C standard.

#### How to use this manual

This manual explains all the functions and macros that the product offers. It assumes you have a working knowledge of the C language. Knowledge of assembly programming is not required.

## Typographic conventions for syntax

This manual uses the following typographic conventions:

Style	Used for
Body	Body text.
Keyword	Text that you enter at the command-prompt or that appears on the display (that is system functions, file- or pathnames).
Parameter	Parameters in API functions.
Sample	Sample code in program examples.
Sample comment	Comments in program examples.
Reference	Reference to chapters, sections, tables and figures or other documents.
GUIElement	Buttons, dialog boxes, menu names, menu commands.
Emphasis	Very important sections.

**Table 2.1: Typographic conventions** 



**SEGGER Microcontroller GmbH & Co. KG** develops and distributes software development tools and ANSI C software components (middleware) for embedded systems in several industries such as telecom, medical technology, consumer electronics, automotive industry and industrial automation.

SEGGER's intention is to cut software development time for embedded applications by offering compact flexible and easy to use middleware, allowing developers to concentrate on their application.

Our most popular products are emWin, a universal graphic software package for embedded applications, and embOS, a small yet efficient real-time kernel. emWin, written entirely in ANSI C, can easily be used on any CPU and most any display. It is complemented by the available PC tools: Bitmap Converter, Font Converter, Simulator and Viewer. embOS supports most 8/16/32-bit CPUs. Its small memory footprint makes it suitable for single-chip applications.

Apart from its main focus on software tools, SEGGER develops and produces programming tools for flash micro controllers, as well as J-Link, a JTAG emulator to assist in development, debugging and production, which has rapidly become the industry standard for debug access to ARM cores.

## **Corporate Office:**

http://www.segger.com

#### **United States Office:**

http://www.segger-us.com

# EMBEDDED SOFTWARE (Middleware)

#### emWin

#### **Graphics software and GUI**



emWin is designed to provide an efficient, processor- and display controller-independent graphical user interface (GUI) for any application that operates with a graphical display.

#### embOS



#### **Real Time Operating System**

embOS is an RTOS designed to offer the benefits of a complete multitasking system for hard real time applications with minimal resources.

#### embOS/IP TCP/IP stack



embOS/IP a high-performance TCP/IP stack that has been optimized for speed, versatility and a small memory footprint.

## emFile





emFile is an embedded file system with FAT12, FAT16 and FAT32 support. Various Device drivers, e.g. for NAND and NOR flashes, SD/MMC and Compact-Flash cards, are available.

#### **USB-Stack**

#### USB device/host stack



A USB stack designed to work on any embedded system with a USB controller. Bulk communication and most standard device classes are supported.

#### **SEGGER TOOLS**

#### **Flasher**

## Flash programmer

Flash Programming tool primarily for micro controllers.

#### **J-Link**

#### JTAG emulator for ARM cores

USB driven JTAG interface for ARM cores.

#### **J-Trace**

#### JTAG emulator with trace

USB driven JTAG interface for ARM cores with Trace memory. supporting the ARM ETM (Embedded Trace Macrocell).

#### J-Link / J-Trace Related Software

Add-on software to be used with SEGGER's industry standard JTAG emulator, this includes flash programming software and flash breakpoints.



# **Table of Contents**

1	Using em	ıbOS	9
	1.1 1.2 1.3 1.4	Installation	11 12
2	Build you	r own application	17
	2.1 2.2 2.3 2.4	Introduction Required files for an embOS Change library mode Select another CPU	18
3	Libraries		21
	3.1	Naming conventions for prebuilt libraries	22
4	CPU and	compiler specifics	23
	4.1	Standard system libraries	
5	Stacks		25
	5.1 5.2 5.3	Task stack for Cortex M	26
6	Interrupts	S	27
	6.1 6.2 6.3 6.4 6.5 6.6 6.7 6.8	What happens when an interrupt occurs?  Defining interrupt handlers in C  Interrupt vector table  Interrupt-stack switching  Zero latency interrupts  Interrupt priorities  Interrupt nesting  Interrupt handling with vectored interrupt controller	28 29 29 29
7	CMSIS		35
	7.1 7.2 7.3 7.4 7.5 7.6 7.7 7.8 7.9	The generic CMSIS start project  Device specific files needed for embOS with CMSIS  Device specific functions/variables needed for embOS with CMSIS  CMSIS generic functions needed for embOS with CMSIS  Customizing the embOS CMSIS generic start project  Adding CMSIS to other embOS start projects  Interrupt and exception handling with CMSIS  Enable and disable interrupts  Setting the Interrupt priority	36 37 37 38 39
8	VFP supp	oort	41
	8.1	Vector Floating Point support VFPv4	42
9	RTT and	SystemView	43

9.1 9.2	SEGGER Real Time Transfer SEGGER SystemView	44 45
10 embOS	S Thread Script	47
	Introduction	
11 Technic	cal data	51
11.1	Memory requirements	52

# **Chapter 4**

# Using embOS

This chapter describes how to start with and use embOS. You should follow these steps to become familiar with embOS.

# 4.1 Installation

embOS is shipped as a zip-file in electronic form.

To install it, proceed as follows:

Extract the zip-file to any folder of your choice, preserving the directory structure of this file. Keep all files in their respective sub directories. Make sure the files are not read only after copying.

Assuming that you are using an IDE to develop your application, no further installation steps are required. You will find a lot of prepared sample start projects, which you should use and modify to write your application. So follow the instructions of section *First steps*.

You should do this even if you do not intend to use the IDE for your application development to become familiar with embOS.

If you do not or do not want to work with the IDE, you should: Copy either all or only the library-file that you need to your work-directory. The advantage is that when switching to an updated version of embOS later in a project, you do not affect older projects that use embOS, too. embOS does in no way rely on an IDE, it may be used without the IDE using batch files or a make utility without any problem.

# 4.2 First steps


After installation of embOS you can create your first multitasking application. You have received several ready to go sample start workspaces and projects and every other files needed in the subfolder **Start**. It is a good idea to use one of them as a starting point for all of your applications. The subfolder **BoardSupport** contains the workspaces and projects which are located in manufacturer- and CPU-specific subfolders.

To start with, you may use any project from **BoardSupport** subfolder:

To get your new application running, you should proceed as follows:

- Create a work directory for your application, for example c:\work.
- Copy the whole folder **Start** which is part of your embOS distribution into your work directory.
- Clear the read-only attribute of all files in the new Start folder.
- Open one sample workspace/project in Start\BoardSupport\<DeviceManufactor>\<CPU> with your IDE (for example, by double clicking it).
- Build the project. It should be built without any error or warning messages.

After generating the project of your choice, the screen should look like this:



For additional information you should open the ReadMe.txt file which is part of every specific project. The ReadMe file describes the different configurations of the project and gives additional information about specific hardware settings of the supported eval boards, if required.

# 4.3 The example application OS\_StartLEDBlink.c

The following is a printout of the example application <code>OS\_StartLEDBlink.c.</code> It is a good starting point for your application. (Note that the file actually shipped with your port of embOS may look slightly different from this one.)

What happens is easy to see:

After initialization of embOS; two tasks are created and started.

The two tasks are activated and execute until they run into the delay, then suspend for the specified time and continue execution.

```
SEGGER Microcontroller GmbH & Co. KG
                       The Embedded Experts
File : OS_StartLEDBlink.c
Purpose: embOS sample program running two simple tasks, each toggling a LED of the target hardware (as configured in BSP.c).
----- END-OF-HEADER ------
#include "RTOS.h"
#include "BSP.h"
static OS_STACKPTR int StackHP[128], StackLP[128]; /* Task stacks */
static OS_TASK TCBHP, TCBLP; /* Task-control-blocks */
static void HPTask(void) {
 while (1) {
   BSP_ToggleLED(0);
   OS_Delay (50);
}
static void LPTask(void) {
 while (1) {
   BSP_ToggleLED(1);
   OS_Delay (200);
/*************************
       main()
int main(void) {
                                 /* Initially disable interrupts */
/* Initialize OS */
 OS_IncDI();
  OS_InitKern();
                                 /* Initialize Hardware for OS
 OS_InitHW();
                                 /* Initialize LED ports
 BSP_Init();
  /* You need to create at least one task before calling OS_Start() */
 OS_CREATETASK(&TCBHP, "HP Task", HPTask, 100, StackHP);
OS_CREATETASK(&TCBLP, "LP Task", LPTask, 50, StackLP);
  OS_Start();
                                 /* Start multitasking
 return 0;
```


# 4.4 Stepping through the sample application

When starting the debugger, you will see the main() function (see example screenshot below). The main() function appears as long as project option **Run to main** is selected, which it is enabled by default. Now you can step through the program. OS\_IncDI() initially disables interrupts.


 $OS_{InitKern()}$  is part of the embOS library and written in assembler; you can therefore only step into it in disassembly mode. It initializes the relevant OS variables. Because of the previous call of  $OS_{IncDI()}$ , interrupts are not enabled during execution of  $OS_{InitKern()}$ .

OS\_InitHW() is part of RTOSInit\_\*.c and therefore part of your application. Its primary purpose is to initialize the hardware required to generate the system tick interrupt for embOS. Step through it to see what is done.

OS\_Start() should be the last line in main(), because it starts multitasking and does not return.




Before you step into  $OS\_Start()$ , you should set two breakpoints in the two tasks as shown below.



As OS\_Start() is part of the embOS library, you can step through it in disassembly mode only.

Click **GO**, step over <code>OS\_Start()</code>, or step into <code>OS\_Start()</code> in disassembly mode until you reach the highest priority task.



Start STM32F429 Discovery - SEGGER Embedded Studio (Stopped) \_ 🗆 × <u>File Edit View Search Navigate Templates Project Build Debug Target VCS Tools Window Help</u> Debug Start\_LEDBlink.c RTOSInit\_STM32F4x\_CMSIS.c --> **▼** × Project Explorer THUMB\_Debug ▼ 🖸 📋 👰 ▼ 😭 🐉 💠 省 ▼ 🔻 🖟 🌠 🐼 👰 🐼 66' 🌘 void LPTask() Code Data 🔺 Project Items /\* Task stacks \*/
/\* Task-control-blocks \*/ OS\_STACKPTR int StackHP[128], StackLP[128]; ▶ Project Properties OS\_TASK TCBHP, TCBLP; ▲ Application 1 file Excluded 11 files static void HPTask(void) { 1.1K 0.2K while (1) { BSP ToggleLED(0); DeviceSupport 3 files Lib 2 files △ 🔄 Setup 8 files ▶ 🔓 BSP.c 0.3K static void LPTask(void) { JLINKMEM\_Process.c 1.0K 0.0K while (1) {
54 | BSP\_ToggleLED(1); OS\_Error.c 0.0K OS\_ThreadSafe.c

RTOSInit\_STM32F4x\_CMSIS.c OS Delay (200); 0.8K 0.0K } STM32F4xx\_Target.js Watch 1 × ▼ ×<sub>2</sub> ×<sub>8</sub> ×<sub>10</sub> ×<sub>18</sub> ±× 'x' 原 2↓ 9↓ 🛼 🌠 Never main OS Global.Time 200 int main(void) {

If you continue stepping, you will arrive at the task that has lower priority:


Continue to step through the program, there is no other task ready for execution. embOS will therefore start the idle-loop, which is an endless loop always executed if there is nothing else to do (no task is ready, no interrupt routine or timer executing).

4

OS IncDI():

OS\_InitKern();

You will arrive there when you step into the OS\_Delay() function in disassembly mode. OS\_Idle() is part of RTOSInit\*.c. You may also set a breakpoint there before stepping over the delay in LPTask.




If you set a breakpoint in one or both of our tasks, you will see that they continue execution after the given delay.

/\* Initially disable interrupts \*/

/\* Initialize OS

● Cortex-M4 r0p1 on SEGGER J-Link 🙎 38,570,863 Cycles 😜 Built OK INS R/O Ln 54 Col 1

As can be seen by the value of embOS timer variable OS\_Global.Time, shown in the Watch window, HPTask continues operation after expiration of the 50 system tick delay.



# **Chapter 5**

# **Build your own application**

This chapter provides all information to set up your own embOS project.

# 5.1 Introduction

To build your own application, you should always start with one of the supplied sample workspaces and projects. Therefore, select an embOS workspace as described in chapter *First steps* and modify the project to fit your needs. Using an embOS start project as starting point has the advantage that all necessary files are included and all settings for the project are already done.

# 5.2 Required files for an embOS

To build an application using embOS, the following files from your embOS distribution are required and have to be included in your project:

- RTOS.h from subfolder **Inc\**.

  This header file declares all embOS API functions and data types and has to be included in any source file using embOS functions.
- RTOSInit\_\*.c from one target specific BoardSupport\<Manufacturer>\<MCU>\ subfolder.
   It contains hardware-dependent initialization code for embOS. It initializes the

system timer interrupt and optional communication for embOS. It initializes the system timer interrupt and optional communication for embOSView via UART or JTAG.

- One embOS library from the subfolder Lib\.
- OS\_Error.c from one target specific subfolder BoardSupport\<Manufacturer>\<MCU>\. The error handler is used if any debug library is used in your project.
- Additional CPU and compiler specific files may be required according to CPU.

When you decide to write your own startup code or use a low level init() function, ensure that non-initialized variables are initialized with zero, according to C standard. This is required for some embOS internal variables.

Your main() function has to initialize embOS by a call of OS\_InitKern() and OS\_InitHW() prior any other embOS functions are called.

You should then modify or replace the <code>OS\_StartLEDBlink.c</code> source file in the subfolder <code>Application</code>\.

# 5.3 Change library mode

For your application you might want to choose another library. For debugging and program development you should use an embOS debug library. For your final application you may wish to use an embOS release library or a stack check library.

Therefore you have to select or replace the embOS library in your project or target:

- If your selected library is already available in your project, just select the appropriate configuration.
- To add a library, you may add the library to the existing Lib group. Exclude all other libraries from your build, delete unused libraries or remove them from the configuration.
- Check and set the appropriate OS\_LIBMODE\_\* define as preprocessor option and/ or modify the OS\_Config.h file accordingly.

# 5.4 Select another CPU

embOS contains CPU-specific code for various CPUs. Manufacturer- and CPU-specific sample start workspaces and projects are located in the subfolders of the **BoardSup-port** folder. To select a CPU which is already supported, just select the appropriate workspace from a CPU-specific folder.

If your CPU is currently not supported, examine all <code>RTOSInit.c</code> files in the CPU-specific subfolders and select one which almost fits your CPU. You may have to modify  $OS_InitHW()$ ,  $OS_COM_Init()$ , the interrupt service routines for embOS system timer tick and communication to embOSView and the low level initialization.

# **Chapter 6**

# **Libraries**

This chapter includes CPU-specific information such as CPU-modes and available libraries.

# 6.1 Naming conventions for prebuilt libraries

embOS is shipped with different pre-built libraries with different combinations of features.

The libraries are named as follows:

libos\_v<Architecture>\_t<VFP\_support><Endianess>\_<Libmode>.a

Parameter	Meaning	Values
Architecture	Specifies the ARM architecture	6m: Cortex M0 7m: Cortex M3 / M4 / M4F / M7
VFP_support	Floating point support.	_: No hardware VFP support _vfpv4_: VFPv4 (Cortex M4F/M7)
Endianess	Endianess	be: Big endian le: Little endian
LibMode	Specifies the library mode.	xr: Extreme Release
		r: Release
		s: Stack check
		sp: Stack check + profiling
		d: Debug
		dp: Debug + profiling
		dt: Debug + profiling + trace

## **Example**

libos\_v7m\_t\_le\_dp.a is the library for a project using Cortex M3 core, thumb mode, little endian mode with debug and profiling support.

# **Chapter 7**

# **CPU** and compiler specifics

# 7.1 Standard system libraries

embOS for Cortex M and Segger Embedded Studio may be used with standard system libraries for most of all projects. Heap management and file operation functions of standard system libraries are not reentrant and can therefore not be used with embOS, if non thread safe functions are used from different tasks. For heap management, embOS delivers its own thread safe functions which may be used. These functions are described in embOS CPU independent manual.

# **Chapter 8**

# **Stacks**

This chapter describes how embOS uses the different stacks of the Cortex M CPU.

## 8.1 Task stack for Cortex M

Each task uses its individual stack. The stack pointer is initialized and set every time a task is activated by the scheduler. The stack-size required for a task is the sum of the stack-size of all routines, plus a basic stack size, plus size used by exceptions.

The basic stack size is the size of memory required to store the registers of the CPU plus the stack size required by calling embOS-routines.

For the Cortex M CPUs, this minimum basic task stack size is about 72 bytes. Because any function call uses some amount of stack and every exception also pushes at least 32 bytes onto the current stack, the task stack size has to be large enough to handle one exception too. We recommend at least 256 bytes stack as a start.

# 8.2 System stack for Cortex M

The embOS system executes in thread mode, the scheduler executes in handler mode. The minimum system stack size required by embOS is about 136 bytes (stack check & profiling build). However, since the system stack is also used by the application before the start of multitasking (the call to OS\_Start()), and because software-timers and C-level interrupt handlers also use the system-stack, the actual stack requirements depend on the application.

The size of the system stack can be changed by modifying the project settings. We recommend a minimum stack size of 256 bytes for the CSTACK.

# 8.3 Interrupt stack for Cortex M

If a normal hardware exception occurs, the Cortex M core switches to handler mode which uses the main stack pointer.

With embOS, the main stack pointer is initialized to use the CSTACK which is defined in the linker command file.

The main stack is also used as stack by the embOS scheduler and during idle times, when no task is ready to run and OS\_Idle() is executed.

# **Chapter 9**

# **Interrupts**

The Cortex M core comes with an built-in vectored interrupt controller which supports up to 32 separate interrupt sources. The real number of interrupt sources depends on the specific target CPU.

# 9.1 What happens when an interrupt occurs?

- The CPU-core receives an interrupt request from the interrupt controller.
- As soon as the interrupts are enabled, the interrupt is accepted and executed.
- The CPU pushes temporary registers and the return address onto the current stack.
- The CPU switches to handler mode and main stack.
- The CPU saves an exception return code and current flags onto the main stack.
- The CPU jumps to the vector address delivered by the NVIC.
- The interrupt handler is processed.
- The interrupt handler ends with a return from interrupt. by reading the exception return code.
- The CPU switches back to the mode and stack which was active before the exception was called.
- The CPU restores the temporary registers and return address from the stack and continues the interrupted function.

# 9.2 Defining interrupt handlers in C

Interrupt handlers for Cortex M cores are written as normal C-functions which do not take parameters and do not return any value. Interrupt handler which call an embOS function need a prolog and epilog function as described in the generic manual and in the examples below.

## **Example**

Simple interrupt routine:

```
static void _Systick(void) {
   OS_EnterNestableInterrupt(); // Inform embOS that interrupt code is running
   OS_HandleTick(); // May be interrupted by higher priority interrupts
   OS_LeaveNestableInterrupt(); // Inform embOS that interrupt handler is left
```

# 9.3 Interrupt vector table

After Reset, the ARM Cortex M CPU uses an initial interrupt vector table which is located in ROM at address 0x00. It contains the address for the main stack and addresses for all exceptions handlers.

The interrupt vector table is located in a C source or assembly file in the CPU specific subfolder. All interrupt handler function addresses have to be inserted in the vector table, as long as a RAM vector table is not used.

The vector table may be copied to RAM to enable variable interrupt handler installation. The compile time switch OS\_USE\_VARINTTABLE is used to enable usage of a vector table in RAM.

To save RAM, the switch is set to zero per default in RTOSInit\_\*.c. It may be overwritten by project settings to enable the vector table in RAM. The first call of OS\_InstallISRHandler() will then automatically copy the vector table into RAM. When using your own interrupt vector table, ensure that the addresses of the embOS exception handlers OS\_Exception() and OS\_Systick() are included.

When the vector table is not located at address 0x00, the vector base register in the NVIC controller has to be initialized to point to the vector table base address.

# 9.4 Interrupt-stack switching

Since Cortex M core based controllers have two separate stack pointers, and embOS runs the user application on the process stack, there is no need for explicit stack-switching in an interrupt routine which runs on the main stack. The routines OS\_EnterIntStack() and OS\_LeaveIntStack() are supplied for source code compatibility to other processors only and have no functionality.

# 9.5 Zero latency interrupts

# 9.5.1 Zero latency interrupts with Cortex M

Instead of disabling interrupts when embOS does atomic operations, the interrupt level of the CPU is set to 128. Therefore all interrupt priorities higher than 128 can still be processed. Please note that lower priority numbers define a higher priority. All interrupts with priority level from 0 to 127 are never disabled. These interrupts are named fast interrupts. You must not execute any embOS function from within a fast interrupt function.

# 9.6 Interrupt priorities

This chapter describes interrupt priorities supported by the Cortex M core.

The priority is any number between 0 and 255 as seen by the CPU core. With embOS and its own setup functions for the interrupt controller and priorities, there is no difference in the priority values regardless of the different preemption level of specific devices.

Using the CMSIS functions to set up interrupt priorities requires different values for the priorities. These values depend on the number of preemtion levels of the specific chip. a description is found in the chapter CMSIS.

# 9.6.1 Interrupt priorities with Cortex M cores

The Cortex M3 support up to 256 levels of programmable priority with a maximum of 128 levels of preemption. Most Cortex M chips have fewer supported levels, for example 8, 16, 32, and so on. The chip designer can customize the chip to obtain the levels required. There is a minimum of 8 preemption levels. Every interrupt with a higher preemption level may preempt any other interrupt handler running on a lower preemption level. Interrupts with equal preemption level may not preempt each other.

With introduction of Fast interrupts, interrupt priorities useable for interrupts using embOS API functions are limited.

- Any interrupt handler using embOS API functions has to run with interrupt priorities from 128 to 255. These embOS interrupt handlers have to start with OS\_EnterInterrupt() or OS\_EnterNestableInterrupt() and have to end with OS\_LeaveInterrupt() or OS\_LeaveNestableInterrupt().
- Any Fast interrupt (running at priorities from 0 to 127) must not call any embOS API function. Even OS\_EnterInterrupt() and OS\_LeaveInterrupt() must not be called.
- Interrupt handlers running at low priorities (from 128 to 255) not calling any embOS API function are allowed, but must not reenable interrupts! The priority limit between embOS interrupts and Fast interrupts is fixed to 128 and can only be changed by recompiling embOS libraries! This is done for efficiency reasons. Basically the define OS\_IPL\_DI\_DEFAULT in RTOS.h and the RTOS.s file must be modified. There might be other modifications necessary. Please contact the embOS support if you like to change this threshold.

# 9.6.2 Priority of the embOS scheduler

The embOS scheduler runs on the lowest interrupt priority. The scheduler may be preempted by any other interrupt with higher preemption priority level. The application interrupts shall run on higher preemption levels to ensure short reaction time.

During initialization, the priority of the embOS scheduler is set to 0x03 for Cortex M0 and to 0xFF for Cortex M3 / M4 and M4F, which is the lowest preemption priority regardless of the number of preemption levels.

# 9.6.3 Priority of the embOS system timer

The embOS system timer runs on the second lowest preemption level. Thus, the embOS timer may preempt the scheduler. Application interrupts which require fast reaction should run on a higher preemption priority level.

# 9.6.4 Priority of embOS software timers

The embOS software timer callback functions are called from the scheduler and run on the schedulers preemption priority level which is the lowest interrupt priority level. To ensure short reaction time of other interrupts, other interrupts should run on a higher preemption priority level and the software timer callback functions should be as short as possible.

# 9.6.5 Priority of application interrupts for Cortex M3 core

Application interrupts using embOS functions may run on any priority level between 255 to 128. However, interrupts which require fast reaction should run on higher priority levels than the embOS scheduler and the embOS system timer to allow preemption of theses interrupt handlers. Interrupt handlers which require fast reaction may run on higher priorities than 128, but must not call any embOS function (fast interrupts). We recommend that application interrupts should run on a higher preemption level than the embOS scheduler, at least at the second lowest preemption priority level.

As the number of preemption levels is chip specific, the second lowest preemption priority varies depending on the chip. If the number of preemption levels is not documented, the second lowest preemption priority can be set as follows, using embOS functions:

# 9.7 Interrupt nesting

The Cortex M CPU uses a priority controlled interrupt scheduling which allows nesting of interrupts per default. Any interrupt or exception with a higher preemption priority may interrupt an interrupt handler running on a lower preemption priority. An interrupt handler calling embOS functions has to start with an embOS prolog function; it informs embOS that an interrupt handler is running. For any interrupt handler, the user may decide individually whether this interrupt handler may be preempted or not by choosing the prolog function.

# 9.7.1 OS\_EnterInterrupt()

## **Description**

OS\_EnterInterrupt() disables nesting

## **Prototype**

void OS EnterInterrupt(void)

#### Return value

None.

#### **Additional Information**

OS\_EnterInterrupt() has to be used as prolog function, when the interrupt handler should not be preempted by any other interrupt handler that runs on a priority below the fast interrupt priority. An interrupt handler that starts with OS\_EnterInterrupt() has to end with the epilog function OS\_LeaveInterrupt().

#### **Example**

Interrupt-routine that can not be preempted by other interrupts.

```
static void _Systick(void) {
   OS_EnterInterrupt(); // Inform embOS that interrupt code is running
   OS_HandleTick(); // Can not be interrupted by higher priority interrupts
   OS_LeaveInterrupt(); // Inform embOS that interrupt handler is left
}
```

# 9.7.2 OS\_EnterNestableInterrupt()

## **Description**

OS\_EnterNestableInterrupt() enables nesting.

#### **Prototype**

void OS\_EnterNestableInterrupt(void)

#### Return value

None.

#### **Additional Information**

OS\_EnterNestableInterrupt(), allow nesting. OS\_EnterNestableInterrupt() may be used as prolog function, when the interrupt handler may be preempted by any other interrupt handler that runs on a higher interrupt priority. An interrupt handler that starts with OS\_EnterNestableInterrupt() has to end with the epilog function OS\_LeaveNestableInterrupt().

#### Example

Interrupt-routine that can be preempted by other interrupts.

# 9.7.3 Required embOS system interrupt handler

embOS for Cortex M core needs two exception handlers which belong to the system itself. Both are delivered with embOS. Ensure that they are referenced in the vector table.

# 9.8 Interrupt handling with vectored interrupt controller

For the Cortex M core, which has a built-in vectored interrupt controller, embOS delivers additional functions to install and setup interrupt handler functions. To handle interrupts with the vectored interrupt controller, embOS offers the following functions:

# 9.8.1 OS\_ARM\_EnableISR(): Enable specific interrupt

## **Description**

OS\_ARM\_EnableISR() is used to enable interrupt acceptance of a specific interrupt source in a vectored interrupt controller.

## **Prototype**

void OS\_ARM\_EnableISR(int ISRIndex)

Parameter	Description
ISRIndex	Index of the interrupt source which should be enabled. Note that the index counts from 0 for the first entry in the vector table.

#### Return value

None.

#### **Additional Information**

This function just enables the interrupt inside the interrupt controller. It does not enable the interrupt of any peripherals. This has to be done elsewhere. Note that the ISRIndex counts from 0 for the first entry in the vector table. The first peripheral index therefore has the ISRIndex 16, because the first peripheral interrupt vector is located after the 16 generic vectors in the vector table. This differs from index values used with CMSIS.

# 9.8.2 OS\_ARM\_DisableISR(): Disable specific interrupt

#### **Description**

OS\_ARM\_DisableISR() is used to disable interrupt acceptance of a specific interrupt source in a vectored interrupt controller which is not of the VIC type.

#### **Prototype**

void OS\_ARM\_DisableISR(int ISRIndex)

Parameter	Description
	Index of the interrupt source which should be disabled. Note that the index counts from 0 for the first entry in the vector table.

#### Return value

None.

### **Additional Information**

This function just disables the interrupt in the interrupt controller. It does not disable the interrupt of any peripherals. This has to be done elsewhere.

Note that the ISRIndex counts from 0 for the first entry in the vector table.

The first peripheral index therefore has the ISRIndex 16, because the first peripheral interrupt vector is located after the 16 generic vectors in the vector table. This differs from index values used with CMSIS.

# 9.8.3 OS\_ARM\_ISRSetPrio(): Set priority of specific interrupt

## **Description**

OS\_ARM\_ISRSetPrio() is used to set or modify the priority of a specific interrupt source by programming the interrupt controller.

### **Prototype**

int OS\_ARM\_ISRSetPrio(int ISRIndex, int Prio);

Parameter	Description
ISRIndex	Index of the interrupt source which should be modified. Note that the index counts from 0 for the first entry in the vector table.
Prio	The priority which should be set for the specific interrupt. Prio ranges from 0 (highest priority) to 255 (lowest priority).

#### Return value

None.

#### Additional Information

This function sets the priority of an interrupt channel by programming the interrupt-controller. Please refer to CPU-specific manuals about allowed priority levels.

Note that the ISRIndex counts from 0 for the first entry in the vector table.

The first peripheral index therefore has the ISRIndex 16, because the first peripheral interrupt vector is located after the 16 generic vectors in the vector table.

This differs from index values used with CMSIS.

The priority value is independent of the chip-specific preemption levels. Any value between 0 and 255 can be used, were 255 always is the lowest priority and 0 is the highest priority.

The function can be called to set the priority for all interrupt sources, regardless of whether embOS is used or not in the specified interrupt handler.

Note that interrupt handlers running on priorities from 127 or higher must not call any embOS function.

# Chapter 10 CMSIS

ARM introduced the Cortex Microcontroller Software Interface Standard (CMSIS) as a vendor independent hardware abstraction layer for simplifying software re-use. The standard enables consistent and simple software interfaces to the processor, for peripherals, for real time operating systems as embOS and other middleware. As SEGGER is one of the CMSIS partners, embOS for Cortex M is fully CMSIS compliant.

embOS comes with a generic CMSIS start project which should run on any Cortex M3 CPU. All other start projects, even those not based on CMSIS, are also fully CMSIS compliant and can be used as starting points for CPU specific CMSIS projects. How to use the generic project and adding vendor specific files to this or other projects is explained in the following chapters.

# 10.1 The generic CMSIS start project

The folder Start\BoardSupport\CMSIS contains a generic CMSIS start project that should run on any Cortex M3 / M4 / M4F core.

The subfolder DeviceSupport\ contains the device specific source and header files which have to be replaced by the device specific files of the CM3 / CM4 vendor to make the CMSIS sample start project device specific.

# 10.2 Device specific files needed for embOS with CMSIS

- Device.h: Contains the device specific exception and interrupt numbers and names. embOS needs the Cortex M3 generic exception names PendSV\_IRQn and SysTick\_IRQn only which are vendor independent and common for all devices. The sample file delivered with embOS does not contain any peripheral interrupt vector numbers and names as those are not needed by embOS.
   To make the embOS CMSIS sample device specific and allow usage of peripheral interrupts, this file has to be replaced by the one which is delivered from the CPU
- System\_Device.h: Declares at least the two required system timer functions
  which are used to initialize the CPU clock system and one variable which allows
  the application software to retrieve information about the current CPU clock
  speed. The names of the clock controlling functions and variables are defined by
  the CMSIS standard and are therefore identical in all vendor specific implementations.
- **System\_Device.c**: Implements the core specific functions to initialize the CPU, at least to initialize the core clock. The sample file delivered with embOS contains empty dummy functions and has to be replaced by the vendor specific file which contains the initialization functions for the core.
- **Startup\_Device.s**: The startup file which contains the initial reset sequence and contains exception handler and peripheral interrupt handler for all interrupts. The handler functions are declared weak, so they can be overwritten by the application which implements the application specific handler functionality. The sample which comes with embOS only contains the generic exception vectors and handler and has to be replaced by the vendor specific startup file.

#### Startup code requirements:

vendor.

The reset handler HAS TO CALL the **SystemInit()** function which is delivered with the core specific system functions.

When using a Cortex M4 or M4F CPU which may have a VFPv4 floating point unit equipped, please ensure that the reset handler activates the VFP when VFPv4 is selected in the project options.

When VFP-support is not selected, the VFP should not be switched on.

Otherwise, the  ${\tt SystemInit}()$  function delivered from the device vendor should also honor the project settings and enable the VFP or keep it disabled according the project settings.

Using CMSIS compliant startup code from the chip vendors may require modification if it enables the VFP unconditionally.

# **10.3** Device specific functions/variables needed for embOS with CMSIS

The embOS system timer is triggered by the Cortex M generic system timer. The correct core clock and pll system is device specific and has to be initialized by a low level init function called from the startup code.

embOS calls the CMSIS function  $SysTick\_Config()$  to set up the system timer. The function relies on the correct core clock initialization performed by the low level ini-

tialization function <code>SystemInit()</code> and the value of the core clock frequency which has to be written into the <code>SystemCoreClock</code> variable during initialization or after calling <code>SystemCoreClockUpdate()</code>.

- **SystemInit()**: The system init function is delivered by the vendor specific CMSIS library and is normally called from the reset handler in the startup code. The system init function has to initialize the core clock and has to write the CPU frequency into the global variable SystemCoreClock.
- **SystemCoreClock**: Contains the current system core clock frequency and is initialized by the low level initialization function <code>SystemInit()</code> during startup. embOS for CMSIS relies on the value in this variable to adjust its own timer and all time related functions.

Any other files or functions delivered with the vendor specific CMSIS library may be used by the application, but are not required for embOS.

## 10.4 CMSIS generic functions needed for embOS with CMSIS

The embOS system timer is triggered by the Cortex M generic system timer which has to be initialized to generate periodic interrupts in a specified interval. The configuration function <code>SysTick\_Config()</code> for the system timer relies on correct initialization of the core clock system which is performed during startup.

- **SystemCoreClockUpdate**: This CMSIS function has to update the SystemCoreClock variable according the current system timer initialization. The function is device sepcific and may be called before the SystemCoreClock variable is accessed or any function which relies on the correct setting of the system core clock variable is called. embOS calls this function during the hardware initialization function OS\_InitHW() before the system timer is initialized.
- **SysTick\_Config**: This CMSIS generic function is declared an implemented in the core\_cm3.h file. It initializes and starts the SysTick counter and enables the SysTick interrupt. For embOS it is recommended to run the SysTick interrupt at the second lowest preemption priority. Therefore, after calling the SysTick\_Config() function from OS\_InitHW(), the priority is set to the second lowest preemption priority ba a call of NVIC\_SetPriority().

  The embOS function OS\_InitHW() has to be called after initialization of embOS
- during main and is implemented in the RTOSInit\_CMSIS.c file.
   SysTick\_Handler: The embOS timer interrupt handler, called periodically by the interrupt generated from the SysTick timer. The SysTick\_Handler is declared weak in the CMSIS startup code and is replaced by the embOS Systick\_Handler function implemented in RTOSInit CMSIS.c which comes with the embOS start
- **PendSV\_Handler**: The embOS scheduler entry function. It is declared weak in the CMSIS startup code and is replaced by the embOS internal function contained in the embOS library. The embOS initialization code enables the <code>PendSV</code> exception and initializes the priority. The application **MUST NOT** change the <code>PendSV</code> priority.

## 10.5 Customizing the embOS CMSIS generic start project

The embOS CMSIS generic start project should run on every Cortex M3 / M4 or M4F CPU. As the generic device specific functions delivered with embOS do not initialize the core clock system and the pll, the timing is not correct, a real CPU will run very slow.

To run the sample project on a specific Cortex M3 / M4 / M4F CPU, replace all files in the *DeviceSupport\* folder by the versions delivered by the CPU vendor. The vendor and CPU specific files should be found in the CMSIS release package, or are available from the core vendor.

No other changes are necessary on the start project or any other files.

project.

To run the generic CMSIS start project on a Cortex M0, you have to replace the embOS libraries by libraries for Cortex M0 and have to add Cortex M0 specific vendor files.

## 10.6 Adding CMSIS to other embOS start projects

All CPU specific start projects are fully CMSIS compatible. If required or wanted in the application, the CMSIS files for the specific CPU may be added to the project without any modification on existing files.

Note that the  $OS_{InitHW}()$  function in the RTOSInit file initialize the core clock system and pll of the specific CPU. The system clock frequency and core clock frequency are defined in the RTOSInit file.

If the application needs access to the <code>SystemCoreClock</code>, the core specific CMSIS startup code and core specific initialization function <code>SystemInit</code> has to be included in the project.

In this case, OS\_InitHW() function in RTOSInit may be replaced, or the CMSIS generic RTOSInit\_CMSIS.c file may be used in the project.

## 10.6.1 Differences between embOS projects and CMSIS

Several embOS start projects are not based on CMSIS but are fully CMSIS compliant and can be mixed with CMSIS libraries from the device vendors.

Switching from embOS to CMSIS, or mixing embOS with CMSIS functions is possible without problems, but may require some modification when the interrupt controller setup functions from CMSIS shall be used instead of the embOS functions.

#### 10.6.1.1 Different peripheral ID numbers

Using CMSIS, the peripheral IDs to setup the interrupt controller start from 0 for the first peripheral interrupt. With emboS, the first peripheral is addressed with ID number 16.

embOS counts the first entry in the interrupt vector table from 0, so, the first peripheral interrupt following the 16 Cortex system interrupt entries, is 16.

When the embOS functions should be replaced by the CMSIS functions, this correction has to be taken into account, or if available, the symbolic peripheral id numbers from the CPU specific CMSIS device header file may be used with CMSIS.

Note that using these IDs with the embOS functions will work only, when 16 is added to the IDs from the CMSIS device header files.

## 10.6.1.2 Different interrupt priority values

Using embOS functions, the interrupt priority value ranges from 0 to 255 and is written into the NVIC control registers as is, regardless the number of priority bits.

255 is the lowest priority, 0 is the highest priority.

Using CMSIS, the range of interrupt priority levels used to setup the interrupt controller depends on the number of priority bits implemented in the specific CPU.

The number of priority bits for the specific device shall be defined in the device specific CMSIS header file as \_\_NVIC\_PRIO\_BITS.

If it is not defined in the device specific header files, a default of 4 is set in the generic CMSIS core header file.

A CPU with 4 priority bits supports up to 16 preemption levels.

With CMSIS, the range of interrupt priorities for this CPU would be 0 to 15, where 0 is the highest priority and 15 is the lowest.

To convert an embOS priority value into a value for the CMSIS functions, the value has to be shifted to the right by (8 -  $\_NVIC\_PRIO\_BITS$ ).

To convert an CMSIS value for the interrupt priority into the value used with the embOS functions, the value has to be shifted to the left by (8 - \_\_NVIC\_PRIO\_BITS). In any case, half of the priorities with lower values (from zero) are high priorities which must not be used with any interrupt handler using embOS functions.

## 10.7 Interrupt and exception handling with CMSIS

The embOS CPU specific projects come with CPU specific vector tables and empty exception and interrupt handlers for the specific CPU. All handlers are named according the names of the CMSIS device specific handlers and are declared weak and can be replaced by an implementation in the application source files.

The CPU specific vector table and interrupt handler functions in the embOS start projects can be replaced by the CPU specific CMSIS startup file of the CPU vendor without any modification on other files in the project.

embOS uses the two Cortex M generic exceptions PendSV and SysTick and delivers its own handler functions to handle these exceptions.

All peripheral interrupts are device specific and are not used with embOS except for profiling support and system analysis with embOSView using a UART.

## 10.8 Enable and disable interrupts

The generic CMSIS functions  $NVIC\_EnableIRQ()$  and  $NVIC\_DisableIRQ()$  can be used instead of the embOS functions  $OS\_ARM\_EnableISR()$  and  $OS\_ARM\_DisableISR()$  functions which are implemented in the CPU specific RTOSInit files delivered with embOS.

Note that the CMSIS functions use different peripheral ID indices to address the specific interrupt number.

embOS counts from 0 for the first entry in the interrupt vector table, CMSIS counts from 0 for the first peripheral interrupt vector, which is ID number 16 for the embOS functions.

About these differences, also read chapter 7.7.1

To enable and disable interrupts in general, the embOS functions OS\_IncDI() and OS\_DecRI() or other embOS functions described in the generic embOS manual should be used instead of the intrinsic functions from the CMSIS library.

## 10.9 Setting the Interrupt priority

With CMSIS, the CMSIS generic function NVIC\_SetPriority() can be used instead of the OS\_ARM\_ISRSetPrio() function which is implemented in the CPU specific RTOSInit files delivered with embOS.

Note that with the CMSIS function, the range of valid interrupt priority values depends on the number of priority bits defined and implemented for the specific device

The number of priority bits for the specific device shall be defined in the device specific CMSIS header file as \_\_NVIC\_PRIO\_BITS.

If it is not defined in the device specific header files, a default of 4 is set in the generic CMSIS core header file.

A CPU with 4 priority bits supports up to 16 preemption levels.

With CMSIS, the range of interrupt priorities for this CPU would be 0 to 15, where 0 is the highest priority and 15 is the lowest.

About interrupt priorities in an embOS project, read chapter 6.5 and 6.6., about the differences between interrupt priority and ID values used to setup the NVIC controller, read chapter 7.7.1

# **Chapter 11**

# **VFP** support

## 11.1 Vector Floating Point support VFPv4

Some Cortex M4 / M4F MCUs come with an integrated vectored floating point unit VFPv4.

When selecting the CPU and activating the VFPv4 support in the project options, the compiler and linker will add efficient code which uses the VFP when floating point operations are used in the application.

With embOS, the VFP registers are automatically saved and restored when preemptive or cooperative task switches are performed.

For efficiency reasons, embOS does not save and restore the VFP registers for tasks which do not use the VFP unit.

#### 11.1.1 Using embOS libraries with VFP support

When VFP support is selected as project option, one of the embOS libraries with VFP support have to be used in the project.

The embOS libraries for VFP support require that the VFP is switched on during startup and remains switched on during program execution.

Using your own startup code, ensure that the VFP is switched on during startup.

When the VFP unit is not switched on, the embOS scheduler will fail.

The debug version of embOS checks whether the VFP is switched on when embOS is initialized by calling OS InitKern().

When the VFP unit is not detected or not switched on, the embOS error handler OS\_Error() is called with error code OS\_ERR\_CPU\_STATE\_ILLEGAL.

#### 11.1.2 Using the VFP in interrupt service routines

Using the VFP in interrupt service routines does not require any additional functions to save and restore the VFP registers. The VFP registers are automatically saved and restored by the hardware.

## Chapter 12

# RTT and SystemView

This chapter contains information about SEGGER Real Time Transfer and SEGGER SystemView.

## 12.1 SEGGER Real Time Transfer

SEGGER's Real Time Transfer (RTT) is the new technology for interactive user I/O in embedded applications. RTT can be used with any J-Link model and any supported target processor which allows background memory access.

RTT is included with many embOS start projects. These projects are by default configured to use RTT for debug output.

Some IDEs, such as SEGGER Embedded Studio, support RTT and display RTT output directly within the IDE. In case the used IDE does not support RTT, SEGGER's J-Link RTT Viewer, J-Link RTT Client, and J-Link RTT Logger may be used instead to visualize your application's debug output.

For more information on SEGGER Real Time Transfer, refer to https://www.segger.com/jlink-rtt.html.

## 12.1.1 Shipped files related to SEGGER RTT

All files related to SEGGER RTT are shipped inside the respective start project's Setup folder:

File	Description
SEGGER_RTT.c	Generic implementation of SEGGER RTT.
SEGGER_RTT.h	Generic implementation header file.
SEGGER_RTT_Conf.h	Generic RTT configuration file.
SEGGER_RTT_printf.c	Generic printf() replacement to write formatted data via RTT.
SEGGER_RTT_Syscalls_*.c	Compiler-specific low-level functions for using printf() via RTT.  If this file is included in a project, RTT is used for debug output. To use the standard out of your IDE, exclude this file from build.

## 12.2 SEGGER SystemView

SEGGER SystemView is a real-time recording and visualization tool to gain a deep understanding of the runtime behavior of an application, going far beyond what debuggers are offering. The SystemView module collects and formats the monitor data and passes it to RTT.

SystemView is included with many embOS start projects. These projects are by default configured to use SystemView in debug builds. The associated PC visualization application, SystemViewer, is not shipped with embOS. Instead, the most recent version of that application is available for download from our website.

For more information on SEGGER SystemView, including the SystemViewer download, refer to https://www.segger.com/systemview.html.

## 12.2.1 Shipped files related to SEGGER SystemView

All files related to SEGGER SystemView are shipped inside the respective start project's Setup folder:

File	Description
Global.h	Global type definitios required by SEGGER SystemView.
SEGGER.h	Generic types and utility function header.
SEGGER_SYSVIEW.c	Generic implementation of SEGGER RTT.
SEGGER_SYSVIEW.h	Generic implementation include file.
SEGGER_SYSVIEW_Conf.h	Generic configuration file.
SEGGER_SYSVIEW_ConfDefaults.h	Generic default configuration file.
SEGGER_SYSVIEW_Config_embOS.c	Target-specific configuration of SystemView with embOS.
SEGGER_SYSVIEW_embOS.c	Generic interface implementation for SystemView with embOS.
SEGGER_SYSVIEW_embOS.h	Generic interface implementation header file for SystemView with embOS.
SEGGER_SYSVIEW_Int.h	Generic internal header file.

# **Chapter 13 embOS Thread Script**

This chapter describes how to use the thread script shipped with embOS Cortex M SES.


## 13.1 Introduction

A thread script is included in any embOS start project shipped with embOS Cortex M SES. This script is used to display various information about the tasks currently running on the target.

#### 13.2 How to use it

To enable the thread script window click in the menu bar on **View** and choose under **Other Windows** the option **Threads** or press [Ctrl + Alt + H].

Now set a breakpoint at any task in your application. Once the program reaches the breakpoint and stops, the thread window gets updated and should look like the one below:



The window shows several information about the running tasks.

- Priority This is the priority of the task
- ID The address of a tasks task control block
- Name The name of the task
- State The current state of the task
- Timeout Time in ms till the task gets called again
- Stack Shows the current usage (left) of the available task stack (right) in Bytes
- Run count Shows how many times the task has been called


Note that most of these information only available in a debug build. With a release build some of the entries are displayed as not available.

## 13.2.1 Task sensitivity


Additional to the information displayed in the thread window it is possible to receive information about the register content and the callstack of a delayed task. To view these information double click on an entry of a delayed task in the thread window. The register window and the call stack window will get updated and display information about the task from the point just before it has been suspended.

To view these information the call stack and the register window have to be enabled

After double clicking on the delayed task it shows the last function (OS\_SwitchAfterISR\_CortexM()) which has been called before the task switch:



Also the register window gets updated and shows the register content before the task has been delayed:



## **Chapter 14**

## **Technical data**

This chapter lists technical data of embOS used with Cortex M CPUs.

## 14.1 Memory requirements

These values are neither precise nor guaranteed, but they give you a good idea of the memory requirements. They vary depending on the current version of embOS. The minimum ROM requirement for the kernel itself is about 1.700 bytes.

In the table below, which is for X-Release build, you can find minimum RAM size requirements for embOS resources. Note that the sizes depend on selected embOS library mode.

embOS resource	RAM [bytes]
Task control block	32
Software timer	20
Resource semaphore	16
Counting semaphore	8
Mailbox	24
Queue	36
Task event	0
Event object	8

## Index

Symbols
NVIC_PRIO_BITS38-39
I Installation
M Memory requirements52
Stacks       25         Syntax, conventions used       5         System stack       26         SystemCoreClock       35         SystemInit()       37
<b>T</b> Task stack26 Thread Script47
Vector Floating Point support42