




# Double channel high-side driver with MultiSense analog feedback for automotive applications

Datasheet - production data



#### **Features**

Max transient supply voltage	Vcc	40 V
Operating voltage range	Vcc	4 to 28 V
Typ. on-state resistance (per Ch)	Ron	4 mΩ
Current limitation (typ)	I <sub>LIMH</sub>	100 A
Standby current (max)	ISTBY	0.5 μΑ



- AEC-Q100 qualified
- General
  - Double channel smart high-side driver with MultiSense analog feedback
  - Very low standby current
  - Compatible with 3 V and 5 V CMOS outputs
- MultiSense diagnostic functions
  - Multiplexed analog feedback of: load current with high precision proportional current mirror, V<sub>CC</sub> supply voltage and T<sub>CHIP</sub> device temperature
  - Overload and short to ground (power limitation) indication
  - Thermal shutdown indication
  - OFF-state open-load detection
  - Output short to Vcc detection
  - Sense enable/disable
- Protections
  - Undervoltage shutdown
  - Overvoltage clamp
  - Load current limitation
  - Self limiting of fast thermal transients

- Configurable latch-off on overtemperature or power limitation with dedicated fault reset pin
- Loss of ground and loss of V<sub>CC</sub>
- Reverse battery with self switch of the PowerMOS
- Electrostatic discharge protection

#### **Applications**

Specially intended for Automotive smart power distribution, glow plugs, heating systems, DC motors, relay replacement and high power resistive and inductive actuators.

### **Description**

The device is a double channel high-side driver manufactured using ST proprietary VIPower® M0-7 technology and housed in PowerSSO-36 package. The device is designed to drive 12 V automotive grounded loads through a 3 V and 5 V CMOS-compatible interface, providing protection and diagnostics.

The device integrates advanced protective functions such as load current limitation, overload active management by power limitation and overtemperature shutdown with configurable latch-off.

A FaultRST pin unlatches the output in case of fault or disables the latch-off functionality.

A dedicated multifunction multiplexed analog output pin delivers sophisticated diagnostic functions including high precision proportional load current sense, supply voltage feedback and chip temperature sense, in addition to the detection of overload and short circuit to ground, short to Vcc and OFF-state open-load.

A sense enable pin allows OFF-state diagnosis to be disabled during the module low-power mode as well as external sense resistor sharing among similar devices. Contents VND7004AY

# **Contents**

Block d	iagram ar	nd pin description	5
2.1			
2.2			
2.4			
2.5			
3.3			
3.4			
Applica	_	-	
• •			
4.2			
4.4		•	
	4.4.1	_	
	4.4.2		
	4.4.3	Short to VCC and OFF-state open-load detection	33
Package	e and PCI	B thermal data	34
5.1	PowerSS	SO-36 thermal data	34
Maximu	ım demag	netization energy (VCC = 16 V)	38
7.1			
7.2		· · · · · · · · · · · · · · · · · · ·	
7.3			
Order c			
	2.1 2.2 2.3 2.4 2.5 Protecti 3.1 3.2 3.3 3.4 Applica 4.1 4.2 4.3 4.4  Package 5.1 Maximu Package 7.1 7.2 7.3 Order c	Electrical specifical Absolutes 2.2 Thermal 2.3 Main electrical Waveford 2.5 Electrical Protections	2.2 Thermal data 2.3 Main electrical characteristics 2.4 Waveforms 2.5 Electrical characteristics curves  Protections

VND7004AY List of tables

# List of tables

Table 1: Pin functions	5
Table 2: Suggested connections for unused and not connected pins	
Table 3: Absolute maximum ratings	7
Table 4: Thermal data	8
Table 5: Power section	8
Table 6: Switching	10
Table 7: Logic inputs	
Table 8: Protections	11
Table 9: MultiSense	12
Table 10: Truth table	19
Table 11: MultiSense multiplexer addressing	19
Table 12: ISO 7637-2 - electrical transient conduction along supply line	28
Table 13: MultiSense pin levels in off-state	32
Table 14: PCB properties	35
Table 15: Thermal parameters	37
Table 16: PowerSSO-36 mechanical data	
Table 17: Reel dimensions	41
Table 18: PowerSSO-36 carrier tape dimensions	42
Table 19: Device summary	44
Table 20: Document revision history	45



List of figures VND7004AY

# List of figures

Figure 1: Block diagram	5
Figure 2: Configuration diagram (top view)	
Figure 3: Current and voltage conventions	7
Figure 4: Switching time and Pulse skew	
Figure 5: MultiSense timings (current sense mode)	
Figure 6: Multisense timings (chip temperature and VCC sense mode)	18
Figure 7: TDSTKON	18
Figure 8: Latch functionality - behavior in hard short circuit condition (TAMB << TTSD)	20
Figure 9: Latch functionality - behavior in hard short circuit condition	20
Figure 10: Latch functionality - behavior in hard short circuit condition (autorestart mode + latch off)	21
Figure 11: Standby mode activation	
Figure 12: Standby state diagram	
Figure 13: OFF-state output current	
Figure 14: Standby current	
Figure 15: IGND(ON) vs. lout	
Figure 16: Logic Input high level voltage	
Figure 17: Logic Input low level voltage	
Figure 18: High level logic input current	
Figure 19: Low level logic input current	
Figure 20: Logic Input hysteresis voltage	
Figure 21: FaultRST Input clamp voltage	
Figure 22: Undervoltage shutdown	
Figure 23: On-state resistance vs. Tcase	24
Figure 24: On-state resistance vs. VCC	
Figure 25: Turn-on voltage slope	
Figure 26: Turn-off voltage slope	
Figure 27: Won vs. Tcase	
Figure 28: Woff vs. Tcase	
Figure 29: OFF-state open-load voltage detection threshold	
Figure 30: Vsense clamp vs. Tcase	
Figure 31: Vsenseh vs. Tcase	
Figure 32: Application diagram	
Figure 33: Simplified internal structure	
Figure 34: MultiSense and diagnostic – block diagram	
Figure 35: MultiSense block diagram	
Figure 36: Analogue HSD – open-load detection in off-state	31
Figure 37: Open-load / short to VCC condition	
Figure 38: GND voltage shift	
Figure 39: PowerSSO-36 PC board	34
Figure 40: Rthj-amb vs PCB copper area in open box free air conditions	
Figure 41: PowerSSO-36 thermal impedance junction ambient single pulse	
Figure 42: Thermal fitting model for PowerSSO-36	
Figure 43: Maximum turn off current versus inductance	
Figure 44: PowerSSO-36 package outline	
Figure 45: PowerSSO-36 reel 13"	
Figure 46: PowerSSO-36 carrier tape	
Figure 47: PowerSSO-36 schematic drawing of leader and trailer tape	
Figure 48: PowerSSO-36 marking information	43



#### Block diagram and pin description 1

Reverse Battery Control & Diagno stic V<sub>CC</sub> – OUT Clamp FaultRST INPUT<sub>1</sub> INPUT<sub>0</sub> ↓ фоитрит₁ SEL1 SEL<sub>0</sub> ΧΩW Multisense [ Short to V<sub>CC</sub> Open-Load in OFF Fault GND L ¦оитрит₀

Figure 1: Block diagram

Table 1: Pin functions

Name	Function
Vcc	Battery connection.
OUTPUT <sub>0,1</sub>	Power output.
GND	Ground connection.
INPUT <sub>0,1</sub>	Voltage controlled input pin with hysteresis, compatible with 3 V and 5 V CMOS outputs. They control output switch state.
MultiSense	Multiplexed analog sense output pin; it delivers a current proportional to the selected diagnostic: load current, supply voltage or chip temperature.
SEn	Active high compatible with 3 V and 5 V CMOS outputs pin; it enables the MultiSense diagnostic pin.
SEL <sub>0,1</sub>	Active high compatible with 3 V and 5 V CMOS outputs pin; they address the MultiSense multiplexer.
FaultRST	Active low compatible with 3 V and 5 V CMOS outputs pin; it unlatches the output in case of fault; If kept low, sets the outputs in auto-restart mode

GAPG3007151620CFT

Figure 2: Configuration diagram (top view)





Table 2: Suggested connections for unused and not connected pins

					=
Connection / pin	MultiSense	N.C.	Output	Input	SEn, SELx, FaultRST
Floating	Not allowed	X <sup>(1)</sup>	Х	X	X
To ground	Through 1 kΩ resistor	х	Not allowed	Through 10 kΩ resistor	Through 10 kΩ resistor

(1)X: do not care.

# 2 Electrical specification

Figure 3: Current and voltage conventions





 $V_F = V_{OUT} - V_{CC}$  when  $V_{OUT} > V_{CC}$  and INPUT = LOW.

# 2.1 Absolute maximum ratings

Stressing the device above the rating listed in *Table 3: "Absolute maximum ratings"* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to the conditions in table below for extended periods may affect device reliability.

Table 3: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vcc	DC supply voltage	38	V
-Vcc	Reverse DC supply voltage	16	V
Vссрк	Maximum transient supply voltage (ISO 7637-2:2004 Pulse 5b level IV clamped to 40 V; RL = 4 $\Omega$ )	40	٧
VccJs	Maximum jump start voltage for single pulse short circuit protection	28	V
-I <sub>GND</sub>	DC reverse ground pin current	200	mA
Іоит	OUTPUT <sub>0,1</sub> DC output current	Internally limited	Α
-Іоит	Reverse DC output current	65	
l <sub>IN</sub>	INPUT <sub>0,1</sub> DC input current		
I <sub>SEn</sub>	SEn DC input current	-1 to 10	m 1
Isel	SEL <sub>0,1</sub> DC input current	-1 10 10	mA
I <sub>FR</sub>	FaultRST DC input current		
V <sub>FR</sub>	FaultRST DC input voltage	7.5	V

Symbol	Parameter	Value	Unit
1	MultiSense pin DC output current (V <sub>GND</sub> = V <sub>CC</sub> and V <sub>SENSE</sub> < 0 V)	10	m A
ISENSE	MultiSense pin DC output current in reverse (Vcc < 0 V)	-20	mA
Емах	Maximum switching energy (single pulse) ( $T_{DEMAG}$ = 0.4 ms; $T_{jstart}$ = 150 °C)	103	mJ
Vesd	Electrostatic discharge (JEDEC 22A-114F)  INPUT <sub>0,1</sub> MultiSense  SEn, SEL <sub>0,1</sub> , FaultRST  OUTPUT <sub>0,1</sub> Vcc	4000 2000 4000 4000 4000	V V V V
V <sub>ESD</sub>	Charge device model (CDM-AEC-Q100-011)	750	V
Tj	Junction operating temperature	-40 to 150	°C
T <sub>stg</sub>	Storage temperature	-55 to 150	

#### 2.2 Thermal data

Table 4: Thermal data

Symbol	Parameter	Typ. value	Unit
R <sub>thj-board</sub>	Thermal resistance junction-board (1)	3.4	
R <sub>thj-amb</sub>	Thermal resistance junction-ambient (JEDEC JESD 51-5) <sup>(1)(2)</sup>	50.6	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient (JEDEC JESD 51-7) <sup>(1)(3)</sup>	15.8	

#### Notes:

#### 2.3 Main electrical characteristics

7 V <  $V_{CC}$  < 28 V; -40°C <  $T_j$  < 150°C, unless otherwise specified.

All typical values refer to  $V_{CC}$  = 13 V;  $T_j$  = 25°C, unless otherwise specified.

**Table 5: Power section** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vcc	Operating supply voltage		4	13	28	٧
V <sub>USD</sub>	Undervoltage shutdown				4	<b>V</b>
VuspReset	Undervoltage shutdown reset				5	٧
V <sub>USDhyst</sub>	Undervoltage shutdown hysteresis			0.3		٧
		I <sub>OUT</sub> = 15 A; T <sub>j</sub> = 25°C		4		
Ron	On-state resistance <sup>(1)</sup>	I <sub>ОUТ</sub> = 15 A; Т <sub>j</sub> = 150°С			8	mΩ
		$I_{OUT} = 15 \text{ A}; V_{CC} = 4 \text{ V}; T_j = 25^{\circ}\text{C}$			6	

<sup>&</sup>lt;sup>(1)</sup>One channel ON.

 $<sup>^{(2)}\</sup>mbox{Device}$  mounted on two-layers 2s0p PCB with 2 cm² heatsink copper trace

<sup>(3)</sup>Device mounted on four-layers 2s2p PCB

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
R <sub>ON_REV</sub>	On-state resistance in reverse battery	$I_{OUT} = -15 \text{ A}; V_{CC} = -13 \text{ V};$ $T_j = 25^{\circ}\text{C}$		4		mΩ
V <sub>clamp</sub>	Clamp voltage	Is = 20 mA; 25°C < T <sub>j</sub> < 150°C	41	46	52	V
		$V_{CC} = 13 \text{ V};$ $V_{IN} = V_{OUT} = V_{FR} = V_{SEn} = 0 \text{ V};$ $V_{SEL0,1} = 0 \text{ V}; T_j = 25^{\circ}\text{C}$			0.5	
Іѕтву	Supply current in standby at Vcc = 13 V <sup>(2)</sup>	$V_{CC} = 13 \text{ V};$ $V_{IN} = V_{OUT} = V_{FR} = V_{SEn} = 0 \text{ V};$ $V_{SEL0,1} = 0 \text{ V}; T_j = 85^{\circ}\text{C}$ (3)			1.9	μΑ
		$V_{CC} = 13 \text{ V};$ $V_{IN} = V_{OUT} = V_{FR} = V_{SEn} = 0 \text{ V};$ $V_{SEL0,1} = 0 \text{ V}; T_j = 125^{\circ}\text{C}$			15	
t <sub>D_</sub> sтву	Standby mode blanking time	$V_{CC} = 13 \text{ V};$ $V_{IN} = V_{OUT} = V_{FR} = V_{SEL0,1} = 0 \text{ V};$ $V_{SEn} = 5 \text{ V to 0 V}$	60	300	550	μs
I <sub>S(ON)</sub>	Supply current	V <sub>CC</sub> = 13 V; V <sub>SEn</sub> = V <sub>FR</sub> = V <sub>SEL0,1</sub> = 0 V; V <sub>IN0</sub> = 5 V; V <sub>IN1</sub> = 5 V; I <sub>OUT0</sub> = 0 A; I <sub>OUT1</sub> = 0 A		6	12	mA
I <sub>GND</sub> (ON)	Control stage current consumption in ON state. All channels active.	V <sub>CC</sub> = 13 V; V <sub>SEn</sub> = 5 V; V <sub>FR</sub> = V <sub>SEL0,1</sub> = 0 V; V <sub>IN0</sub> = 5 V; V <sub>IN1</sub> = 5 V; I <sub>OUT0,1</sub> = 15 A			12	mA
l m	Off-state output	$V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V};$ $T_j = 25^{\circ}\text{C}$	0	0.01	0.5	
I <sub>L(off)</sub>	current (2)	$V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V};$ $T_j = 125^{\circ}\text{C}$	0		7.5	μΑ
VF	Output - V <sub>CC</sub> diode voltage	I <sub>OUT</sub> = -15 A; Т <sub>j</sub> = 150°С			0.7	٧

<sup>&</sup>lt;sup>(1)</sup>For each channel

 $<sup>{\ }^{(2)}\!</sup>Power MOS\ leakage\ included.$ 

 $<sup>\</sup>ensuremath{^{(3)}}\mbox{Parameter specified by design; not subjected to production test.}$ 

Table 6: Switching

V <sub>CC</sub> = 13 V; -40°C < T <sub>j</sub> < 150°C, unless otherwise specified							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
t <sub>d(on)</sub> (1)	Turn-on delay time	R <sub>1</sub> = 0.87 Ω	60	110	195		
t <sub>d(off)</sub> <sup>(1)</sup>	Turn-off delay time	RL - 0.07 12	50	100	160	μs	
(dV <sub>OUT</sub> /dt) <sub>on</sub> (1)	Turn-on voltage slope	D 0.97.0	0.05	0.21	0.35	\//uo	
$(dV_{OUT}/dt)_{off}^{(1)}$	Turn-off voltage slope	$R_L = 0.87 \Omega$		0.21	0.35	V/µs	
Won	Switching energy losses at turn-on (twon)	R <sub>L</sub> = 0.87 Ω	_	2.3	3.7(2)	mJ	
W <sub>OFF</sub>	Switching energy losses at turn-off (twoff)	R <sub>L</sub> = 0.87 Ω		2.5	4.5 <sup>(2)</sup>	mJ	
tskew <sup>(1)</sup>	Differential pulse skew (t <sub>PHL</sub> - t <sub>PLH</sub> )	$R_L = 0.87 \Omega$	-110	-45	20	μs	

Table 7: Logic inputs

7 V < Vcc <	7 V < Vcc < 28 V; -40°C < T <sub>j</sub> < 150°C								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit			
INPUT <sub>0,1</sub> cl	naracteristics								
VIL	Input low level voltage				0.9	V			
I <sub>IL</sub>	Low level input current	V <sub>IN</sub> = 0.9 V	1			μA			
V <sub>IH</sub>	Input high level voltage		2.1			V			
Іін	High level input current	V <sub>IN</sub> = 2.1 V			10	μA			
V <sub>I(hyst)</sub>	Input hysteresis voltage		0.2			V			
V/	Input clamp voltage	I <sub>IN</sub> = 1 mA	5.3		7.2	V			
$V_{ICL}$	input clamp voltage	I <sub>IN</sub> = -1 mA		-0.7		V			
FaultRST	characteristics								
V <sub>FRL</sub>	Input low level voltage				0.9	V			
I <sub>FRL</sub>	Low level input current	V <sub>IN</sub> = 0.9 V	1			μA			
$V_{FRH}$	Input high level voltage		2.1			V			
I <sub>FRH</sub>	High level input current	V <sub>IN</sub> = 2.1 V			10	μA			
$V_{\text{FR(hyst)}}$	Input hysteresis voltage		0.2			V			
$V_{FRCL}$	Input clamp voltage	I <sub>IN</sub> = 1 mA	5.3		7.5	V			
VFRCL	Imput clamp voltage	I <sub>IN</sub> = -1 mA		-0.7		V			
SEL <sub>0,1</sub> cha	racteristics (7 V < V <sub>CC</sub> < 18 V	)							
V <sub>SELL</sub>	Input low level voltage				0.9	V			
I <sub>SELL</sub>	Low level input current	V <sub>IN</sub> = 0.9 V	1			μA			
V <sub>SELH</sub>	Input high level voltage		2.1			V			
I <sub>SELH</sub>	High level input current	V <sub>IN</sub> = 2.1 V			10	μA			

<sup>(1)</sup>See Figure 4: "Switching time and Pulse skew".

 $<sup>^{(2)}</sup>$ Parameter guaranteed by design and characterization; not subjected to production test.

$7 \text{ V} < \text{V}_{CC} < 28 \text{ V}; -40^{\circ}\text{C} < \text{T}_{j} < 150^{\circ}\text{C}$								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
V <sub>SEL(hyst)</sub>	Input hysteresis voltage		0.2			V		
Vselcl	Input clamp voltage	I <sub>IN</sub> = 1 mA	5.3		7.2	\ \		
		I <sub>IN</sub> = -1 mA		-0.7		V		
SEn characteristics (7 V < V <sub>CC</sub> < 18 V)								
V <sub>SEnL</sub>	Input low level voltage				0.9	V		
ISEnL	Low level input current	V <sub>IN</sub> = 0.9 V	1			μA		
$V_{SEnH}$	Input high level voltage		2.1			V		
IsenH	High level input current	V <sub>IN</sub> = 2.1 V			10	μΑ		
V <sub>SEn(hyst)</sub>	Input hysteresis voltage		0.2			V		
\/·	Innut clamp valtage	I <sub>IN</sub> = 1 mA	5.3		7.2	V		
VSEnCL	Input clamp voltage	I <sub>IN</sub> = -1 mA		-0.7		V		

**Table 8: Protections** 

7 V < Vcc	7 V < Vcc < 18 V; -40°C < T <sub>j</sub> < 150°C								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit			
1	DC short circuit	V <sub>CC</sub> = 13 V	70	100	140				
I <sub>LIMH</sub>	current	4 V < V <sub>CC</sub> < 18 V <sup>(1)</sup>			140	Α			
ILIML	Short circuit current during thermal cycling	$V_{CC} = 13 \text{ V};$ $T_R < T_j < T_{TSD}$		33					
$T_{TSD}$	Shutdown temperature		150	175	200				
$T_R$	Reset temperature <sup>(1)</sup>		T <sub>RS</sub> + 1	T <sub>RS</sub> + 7					
T <sub>RS</sub>	Thermal reset of fault diagnostic indication	V <sub>FR</sub> = 0 V; V <sub>SEn</sub> = 5 V	135			°C			
T <sub>HYST</sub>	Thermal hysteresis $(T_{TSD} - T_R)^{(1)}$			7					
$\Delta T_{J\_SD}$	Dynamic temperature	$T_j = -40^{\circ}C; V_{CC} = 13 \text{ V}$		60		K			
tLATCH_RST	Fault reset time for output unlatch	V <sub>FR</sub> = 5 V to 0 V; V <sub>SEn</sub> = 5 V; V <sub>IN</sub> = 5 V; V <sub>SEL0,1</sub> = 0 V	3	10	20	μs			
Various	Turn-off output	I <sub>OUT</sub> = 2 A; L = 6 mH; T <sub>j</sub> = - 40°C	V <sub>CC</sub> - 38			V			
VDEMAG	voltage clamp	I <sub>OUT</sub> = 2 A; L = 6 mH; T <sub>j</sub> = 25°C to 150°C	V <sub>CC</sub> - 41	V <sub>CC</sub> - 46	V <sub>CC</sub> - 52	٧			

<sup>&</sup>lt;sup>(1)</sup>Parameter guaranteed by design and characterization; not subjected to production test.

Table 9: MultiSense

7 V < V <sub>CC</sub> < 18 V; -40°C < T <sub>j</sub> < 150°C								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
V	MultiSense clamp	V <sub>SEn</sub> = 0 V; I <sub>SENSE</sub> = 1 mA	-17		-12	.,		
Vsense_cl	voltage	V <sub>SEn</sub> = 0 V; I <sub>SENSE</sub> = -1 mA		7		V		
Current sense	characteristics							
K <sub>1</sub>	Iout/Isense	I <sub>OUT</sub> = 3.5 A; V <sub>SENSE</sub> = 4 V; V <sub>SEn</sub> = 5 V	1500	14200	31500			
$dK_1/K_1^{(1)(2)}$	Current sense ratio drift	I <sub>OUT</sub> = 3.5 A; V <sub>SENSE</sub> = 4 V; V <sub>SEn</sub> = 5 V	-30		30	%		
$K_GP$	I <sub>OUT</sub> /I <sub>SENSE</sub>	I <sub>OUT</sub> = 10 A; V <sub>SENSE</sub> = 4 V; V <sub>SEn</sub> = 5 V	7990	13900	21050			
dK <sub>GP</sub> /K <sub>GP</sub> <sup>(1)(2)</sup>	Current sense ratio drift	I <sub>OUT</sub> = 10 A; V <sub>SENSE</sub> = 4 V; V <sub>SEn</sub> = 5 V	-10		10	%		
K <sub>2</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	I <sub>OUT</sub> = 15 A; V <sub>SENSE</sub> = 4 V; V <sub>SEn</sub> = 5 V	9580	13850	19020			
dK <sub>2</sub> /K <sub>2</sub> <sup>(1)(2)</sup>	Current sense ratio drift	I <sub>OUT</sub> = 15 A; V <sub>SENSE</sub> = 4 V; V <sub>SEn</sub> = 5 V	-7		7	%		
K <sub>3</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	I <sub>OUT</sub> = 45 A; V <sub>SENSE</sub> = 4 V; V <sub>SEn</sub> = 5 V	11470	13800	15840			
dK <sub>3</sub> /K <sub>3</sub> <sup>(1)(2)</sup>	Current sense ratio drift	I <sub>OUT</sub> = 45 A; V <sub>SENSE</sub> = 4 V; V <sub>SEn</sub> = 5 V	-5		5	%		
		MultiSense disabled: V <sub>SEn</sub> = 0 V	0		0.5			
		MultiSense disabled: -1 V < V <sub>SENSE</sub> < 5 V <sup>(1)</sup>	-0.5		0.5			
		MultiSense enabled:  V <sub>SEn</sub> = 5 V; All channels  ON; I <sub>OUTX</sub> = 0 A; Ch <sub>X</sub> diagnostic selected;  • E.g. Ch <sub>0</sub> :  V <sub>IN0</sub> = 5 V;	0		120			
I <sub>SENSEO</sub>	MultiSense leakage current	VINO - 5 V, VIN1 = 5 V; V <sub>SEL0</sub> = 0 V; V <sub>SEL1</sub> = 0 V; I <sub>OUT0</sub> = 0 A; I <sub>OUT1</sub> = 15 A			120	μΑ		
		MultiSense enabled: V <sub>SEn</sub> = 5 V; Ch <sub>X</sub> OFF; Ch <sub>X</sub> diagnostic selected:						
		• E.g. Ch <sub>0</sub> : V <sub>IN0</sub> = 0 V; V <sub>IN1</sub> = 5 V; V <sub>SEL0</sub> = 0 V; V <sub>SEL1</sub> = 0 V; I <sub>OUT1</sub> = 15 A	0		2			

7 V < V <sub>CC</sub> < 18 V; -40°C < T <sub>j</sub> < 150°C									
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit			
Vout_msp <sup>(1)</sup>	Output Voltage for MultiSense shutdown	V <sub>SEn</sub> = 5 V; R <sub>SENSE</sub> = 2.7 kΩ; • E.g. Ch <sub>0</sub> : V <sub>IN0</sub> = 5 V; V <sub>SEL0</sub> = 0 V; V <sub>SEL1</sub> = 0 V; I <sub>OUT0</sub> = 15 A		5		V			
Vsense_sat	Multisense saturation voltage	$\begin{split} &V_{\text{CC}} = 7 \text{ V}; \\ &R_{\text{SENSE}} = 2.7 \text{ k}\Omega; \\ &V_{\text{SEn}} = 5 \text{ V}; V_{\text{INO}} = 5 \text{ V}; \\ &V_{\text{SEL0}} = 0 \text{ V}; V_{\text{SEL1}} = 0 \text{ V}; \\ &I_{\text{OUT0}} = 45 \text{ A}; T_{j} = 150^{\circ}\text{C} \end{split}$	5			V			
ISENSE_SAT <sup>(1)</sup>	CS saturation current	$V_{CC} = 7 \text{ V}; V_{SENSE} = 4 \text{ V};$ $V_{IN0} = 5 \text{ V}; V_{SEn} = 5 \text{ V};$ $V_{SEL0} = 0 \text{ V}; V_{SEL1} = 0 \text{ V};$ $T_j = 150^{\circ}\text{C}$	4			mA			
I <sub>OUT_SAT</sub> <sup>(1)</sup>	Output saturation current	$V_{CC} = 7 \text{ V}; V_{SENSE} = 4 \text{ V};$ $V_{IN0} = 5 \text{ V}; V_{SEn} = 5 \text{ V};$ $V_{SEL0} = 0 \text{ V}; V_{SEL1} = 0 \text{ V};$ $T_j = 150^{\circ}\text{C}$	65			А			
OFF-state diagn	ostic								
VoL	OFF-state open- load voltage detection threshold	V <sub>SEn</sub> = 5 V; Ch <sub>X</sub> OFF; Ch <sub>X</sub> diagnostic selected • E.g: Ch <sub>0</sub> V <sub>IN0</sub> = 0 V; V <sub>SEL0</sub> = 0 V; V <sub>SEL1</sub> = 0 V	2	3	4	<b>V</b>			
I <sub>L(off2)</sub>	OFF-state output sink current	$V_{IN} = 0 \text{ V}; V_{OUT} = V_{OL};$ $T_j = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	-100		-15	μΑ			
tdstkon	OFF-state diagnostic delay time from falling edge of INPUT (see Figure 7: "TDSTKON")	V <sub>SEn</sub> = 5 V; Chx ON to OFF transition; Ch <sub>X</sub> diagnostic selected • E.g: Ch <sub>0</sub> V <sub>IN0</sub> = 5 V to 0 V; V <sub>SEL0</sub> = 0 V; V <sub>SEL1</sub> = 0 V; I <sub>OUT0</sub> = 0 A; V <sub>OUT</sub> = 4 V	100	350	700	μs			
t <sub>D_OL_</sub> v	Settling time for valid OFF-state open load diagnostic indication from rising edge of SEn	V <sub>IN0</sub> = 0 V; V <sub>IN1</sub> = 0 V; V <sub>FR</sub> = 0 V; V <sub>SEL0</sub> = 0 V; V <sub>SEL1</sub> = 0 V; V <sub>OUT0</sub> = 4 V; V <sub>SEn</sub> = 0 V to 5 V			60	μs			

7 V < V <sub>CC</sub> < 18 V; -40°C < T <sub>j</sub> < 150°C									
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit			
t <sub>D_</sub> voL	OFF-state diagnostic delay time from rising edge of V <sub>OUT</sub>	V <sub>IN0</sub> = 0 V; V <sub>SEL0</sub> = 0 V; V <sub>SEL1</sub> = 0 V; V <sub>OUT</sub> = 0 V to 4 V		5	30	μs			
Chip temperatur	re analog feedback								
V <sub>SENSE_TC</sub> volta prop	M. It'O	$V_{SEn} = 5 \text{ V; } V_{SEL0} = 0 \text{ V; } V_{SEL1} = 5 \text{ V; } V_{IN0,1} = 0 \text{ V; } R_{SENSE} = 1 \text{ k}\Omega; T_{J} = -40 ^{\circ}\text{C}$	2.325	2.41	2.495	V			
	MultiSense output voltage proportional to chip temperature	$V_{SEn} = 5 \text{ V}; V_{SEL0} = 0 \text{ V};$ $V_{SEL1} = 5 \text{ V}; V_{IN0,1} = 0 \text{ V};$ $R_{SENSE} = 1 \text{ k}\Omega; T_{J} = 25^{\circ}\text{C}$	1.985	2.07	2.155	V			
		$V_{SEn} = 5 \text{ V; } V_{SEL0} = 0 \text{ V; } V_{SEL1} = 5 \text{ V; } V_{IN0,1} = 0 \text{ V; } R_{SENSE} = 1 \text{ k}\Omega; T_{J} = 125^{\circ}\text{C}$	1.435	1.52	1.605	V			
dV <sub>SENSE_TC</sub> /dT <sup>(1)</sup>	Temperature coefficient	T <sub>j</sub> = -40°C to 150°C		-5.5		mV/K			
Transfer function		Vsense_tc (T) = Vsense_tc (T	o) + dV <sub>SE</sub>	NSE_TC / C	IT * (T - T	0)			
Vcc supply volta	ige analog feedback								
Vsense_vcc	MultiSense output voltage proportional to V <sub>CC</sub> supply voltage	$V_{CC} = 13 \text{ V}; V_{SEn} = 5 \text{ V};$ $V_{SEL0} = 5 \text{ V}; V_{SEL1} = 5 \text{ V};$ $V_{IN0,1} = 0 \text{ V};$ $R_{SENSE} = 1 \text{ k}\Omega$	3.16	3.23	3.3	V			
Transfer function	(3)	Vsense_vcc = Vcc / 4							
Fault diagnostic	feedback (see Table	e 10: "Truth table")							
Vsenseh	MultiSense output voltage in fault condition	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			6.6	V			
Isenseh	MultiSense output current in fault condition	V <sub>CC</sub> = 13 V; V <sub>SENSE</sub> = 5 V	7	20	30	mA			
MultiSense timin mode)")(4)	ngs (current sense n	node - see <i>Figure 5: "MultiS</i>	Sense tim	nings (cu	ırrent sel	nse			
tosense1H	Current sense settling time from rising edge of SEn	$V_{IN}$ = 5 V; $V_{SEn}$ = 0 V to 5 V; $R_{SENSE}$ = 1 k $\Omega$ ; $R_L$ = 0.87 $\Omega$			60	μs			

$7 \text{ V} < \text{V}_{CC} < 18 \text{ V}; -40^{\circ}\text{C} < \text{T}_{j} < 150^{\circ}\text{C}$								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
tdsense1L	Current sense disable delay time from falling edge of SEn	$V_{IN}$ = 5 V; $V_{SEn}$ = 5 V to 0 V; $R_{SENSE}$ = 1 k $\Omega$ ; $R_L$ = 0.87 $\Omega$		5	20	μs		
t <sub>DSENSE2H</sub>	Current sense settling time from rising edge of INPUT	$V_{IN}$ = 0 V to 5 V; $V_{SEn}$ = 5 V; $R_{SENSE}$ = 1 k $\Omega$ ; $R_L$ = 0.87 $\Omega$		170	400	μs		
Δt <sub>DSENSE2</sub> H	Current sense settling time from rising edge of lout (dynamic response to a step change of lout)	$V_{IN}$ = 5 V; $V_{SEn}$ = 5 V; $R_{SENSE}$ = 1 kΩ; $I_{SENSE}$ = 90 % of $I_{SENSEMAX}$ ; $R_{L}$ = 0.87 Ω			200	μs		
tdsense2L	Current sense turn-off delay time from falling edge of INPUT	$V_{IN}$ = 5 V to 0 V; $V_{SEn}$ = 5 V; $R_{SENSE}$ = 1 k $\Omega$ ; $R_L$ = 0.87 $\Omega$		50	250	μs		
MultiSense timings (chip temperature sense mode - see Figure 6: "Multisense timings (chip temperature and VCC sense mode)") <sup>(4)</sup>								
t <sub>DSENSE3H</sub>	V <sub>SENSE_TC</sub> settling time from rising edge of SEn	$V_{SEn} = 0 \text{ V to 5 V;}$ $V_{SEL0} = 0 \text{ V; } V_{SEL1} = 5 \text{ V;}$ $R_{SENSE} = 1 \text{ k}\Omega$			60	μs		
t <sub>DSENSE3L</sub>	V <sub>SENSE_TC</sub> disable delay time from falling edge of SEn	$V_{SEn}$ = 5 V to 0 V; $V_{SEL0}$ = 0 V; $V_{SEL1}$ = 5 V; $R_{SENSE}$ = 1 k $\Omega$			20	μs		
	ngs (V <sub>CC</sub> voltage sen d <i>VCC sense mode)</i> "	sse mode - see <i>Figure 6: "M</i> ') <sup>(4)</sup>	ultisens	e timings	s (chip			
tdsense4H	Vsense_vcc settling time from rising edge of SEn	$V_{SEn} = 0 \text{ V to 5 V};$ $V_{SEL0} = 5 \text{ V};$ $V_{SEL1} = 5 \text{ V};$ $R_{SENSE} = 1 \text{ k}\Omega$			60	μs		
tdsense4L	V <sub>SENSE_VCC</sub> disable delay time from falling edge of SEn	$V_{SEn}$ = 5 V to 0 V; $V_{SEL0}$ = 5 V; $V_{SEL1}$ = 5 V; $R_{SENSE}$ = 1 k $\Omega$			20	μs		
MultiSense timi	ngs (Multiplexer tran	sition times) <sup>(4)</sup>						
t <sub>D_XtoY</sub>	MultiSense transition delay from Ch <sub>X</sub> to Ch <sub>Y</sub>	$\begin{aligned} &V_{IN0} = 5 \text{ V; } V_{IN1} = 5 \text{ V;} \\ &V_{SEn} = 5 \text{ V; } V_{SEL1} = 0 \text{ V;} \\ &V_{SEL0} = 0 \text{ V to 5 V;} \\ &I_{OUT0} = 0 \text{ A; } I_{OUT1} = 15 \text{ A;} \\ &R_{SENSE} = 1 \text{ k}\Omega \end{aligned}$			20	μs		
t <sub>D_</sub> сѕютс	MultiSense V <sub>IN0</sub> = 5 V; V <sub>SEn</sub> = 5 V; transition delay V <sub>SEI 0</sub> = 0 V; V <sub>SEI 1</sub> = 0 V to			60	μs			



$7 \text{ V} < \text{V}_{CC} < 18 \text{ V}; -40^{\circ}\text{C} < \text{T}_{j} < 150^{\circ}\text{C}$								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
t <sub>D_</sub> TCtoCS	MultiSense transition delay from T <sub>C</sub> sense to current sense	$ \begin{array}{l} V_{IN0} = 5 \; V; \; V_{SEn} = 5 \; V; \\ V_{SEL0} = 0 \; V; \; V_{SEL1} = 5 \; V \; to \\ 0 \; V; \; I_{OUT0} = 1.5 \; A; \\ R_{SENSE} = 1 \; k\Omega \\ \end{array} $			20	μs		
to_cstovcc	MultiSense transition delay from current sense to V <sub>CC</sub> sense	$V_{IN1} = 5 \text{ V}; V_{SEn} = 5 \text{ V};$ $V_{SEL0} = 5 \text{ V}; V_{SEL1} = 0 \text{ V to}$ $5 \text{ V}; I_{OUT1} = 15\text{A};$ $R_{SENSE} = 1 \text{ k}\Omega$			60	μs		
t <sub>D_</sub> vcctocs	MultiSense transition delay from V <sub>CC</sub> sense to current sense	$V_{IN1} = 5 \text{ V}; V_{SEn} = 5 \text{ V}; V_{SEL0} = 5 \text{ V}; V_{SEL1} = 5 \text{ V to} $ 0 V; $I_{OUT1} = 15 \text{ A}; $ $R_{SENSE} = 1 \text{ k}\Omega$			20	μs		
t <sub>D_TCto</sub> vcc	MultiSense transition delay from T <sub>C</sub> sense to V <sub>CC</sub> sense	$V_{CC} = 13 \text{ V}; T_j = 125^{\circ}\text{C};$ $V_{SEn} = 5 \text{ V}; V_{SEL0} = 0 \text{ V to}$ $5 \text{ V}; V_{SEL1} = 5 \text{ V};$ $R_{SENSE} = 1 \text{ k}\Omega$			20	μs		
t <sub>D_</sub> vcсютс	MultiSense transition delay from V <sub>CC</sub> sense to T <sub>C</sub> sense	$V_{CC} = 13 \text{ V}; T_j = 125^{\circ}\text{C};$ $V_{SEn} = 5 \text{ V}; V_{SEL0} = 5 \text{ V to}$ $0 \text{ V}; V_{SEL1} = 5 \text{ V};$ $R_{SENSE} = 1 \text{ k}\Omega$			20	μs		
td_cstovsenseh	MultiSense transition delay from stable current sense on Chx to V <sub>SENSEH</sub> on Chy	$\begin{split} &V_{IN0} = 5 \; V; \; V_{IN1} = 0 \; V; \\ &V_{SEn} = 5 \; V; \; V_{SEL1} = 0 \; V; \\ &V_{SEL0} = 0 \; V \; to \; 5 \; V; \\ &I_{OUT0} = 3 \; A; \; V_{OUT1} = 15 \; V; \\ &R_{SENSE} = 1 \; k\Omega \end{split}$			20	μs		

<sup>&</sup>lt;sup>(1)</sup>Parameter guaranteed by design and characterization; not subjected to production test.

 $<sup>^{(2)}</sup>AII$  values refer to Vcc = 13 V; Tj = 25 °C, unless otherwise specified.

 $<sup>^{(3)}\</sup>mbox{V}_{\mbox{CC}}$  sensing and  $\mbox{T}_{\mbox{C}}$  sensing are referred to GND potential.

 $<sup>^{(4)}</sup>$ Transition delay are measured up to +/- 10% of final conditions.

VOUT twon twoff

Vcc 80%Vcc dV<sub>our</sub>/dt 20%Vcc td(off) tpHL

t GAPG2609141134CFT

Figure 4: Switching time and Pulse skew






Figure 6: Multisense timings (chip temperature and VCC sense mode)




Figure 7: TDSTKON




Table 10: Truth table

Mode	Conditions	IN <sub>X</sub>	FR	SEn	SEL <sub>X</sub>	OUT <sub>X</sub>	MultiSense	Comments
Standby	All logic inputs low	L	L	L	L	L	Hi-Z	Low quiescent current consumption
		L	Х			L	See (1)	
Normal	Nominal load connected;	н	L	Se	e <sup>(1)</sup>	Н	See (1)	Outputs configured for auto-restart
	T <sub>j</sub> < 150 °C	Η	Н			Н	See (1)	Outputs configured for Latch-off
		L	Х			L	See (1)	
Overload	Overload or short to GND causing:  T <sub>j</sub> > T <sub>TSD</sub> or	Ι	L			Η	See <sup>(1)</sup>	Output cycles with temperature hysteresis
	$\Delta T_j > \Delta T_{j\_SD}$	Н	Н				See (1)	Output latches- off
Undervoltage	V <sub>CC</sub> < V <sub>USD</sub> (falling)	X	X	X	Х	L	Hi-Z Hi-Z	Re-start when $V_{CC} > V_{USD} + V_{USDhyst}$ (rising)
OFF-state	Short to Vcc	L	Х	See <sup>(1)</sup>		Н	See (1)	
diagnostics	Open-load	L	Χ			Н	See (1)	External pull-up
Negative output voltage	Inductive loads turn-off	L	Х	Se	e <sup>(1)</sup>	< 0 V	See (1)	

Table 11: MultiSense multiplexer addressing

				MultiSense output					
SEn	SEL <sub>1</sub>	SEL <sub>0</sub>	MUX channel	Normal mode	Overload	OFF-state diag. (1)	Negative output		
L	Χ	Χ		Hi-Z					
Н	L	L	Channel 0 diagnostic	I <sub>SENSE</sub> = 1/K * I <sub>OUT0</sub>	V <sub>SENSE</sub> = V <sub>SENSEH</sub>	V <sub>SENSE</sub> = V <sub>SENSEH</sub>	Hi-Z		
Н	L	Н	Channel 1 diagnostic	I <sub>SENSE</sub> = 1/K * I <sub>OUT1</sub>	V <sub>SENSE</sub> = V <sub>SENSEH</sub>	V <sub>SENSE</sub> = V <sub>SENSEH</sub>	Hi-Z		
Н	Н	L	T <sub>CHIP</sub> Sense	Vsense = Vsense_tc					
Н	Н	Н	V <sub>CC</sub> Sense	V <sub>SENSE</sub> = V <sub>SENSE_VCC</sub>					

#### Notes:

<sup>(1)</sup>In case the output channel corresponding to the selected MUX channel is latched off while the relevant input is low, Multisense pin delivers feedback according to OFF-State diagnostic.

Example 1: FR = 1; IN<sub>0</sub> = 0; OUT<sub>0</sub> = L (latched); MUX channel = channel 0 diagnostic; Mutisense = 0.

Example 2: FR = 1;  $IN_0 = 0$ ;  $OUT_0 = latched$ ,  $V_{OUT_0} > V_{OL}$ ; MUX channel = channel 0 diagnostic; Mutisense =  $V_{SENSEH}$ 



<sup>(1)</sup>Refer to Table 11: "MultiSense multiplexer addressing"

### 2.4 Waveforms

Figure 8: Latch functionality - behavior in hard short circuit condition (TAMB << TTSD)




Figure 9: Latch functionality - behavior in hard short circuit condition




Figure 10: Latch functionality - behavior in hard short circuit condition (autorestart mode + latch off)






Figure 11: Standby mode activation





**Normal Operation** INx = LowINx = HighAND OR FaultRST = Low FaultRST = High AND OR t > t <sub>D\_STBY</sub> SEn = Low SEn = High AND OR SELx = Low SELx = High Stand-by Mode GAPGCFT00598


Figure 12: Standby state diagram


### 2.5 Electrical characteristics curves

























Figure 23: On-state resistance vs. Tcase Ron [mOhm] lout = 15A Vcc = 13V -25 GAPG2511151055CFT




















Protections VND7004AY

#### 3 Protections

#### 3.1 Power limitation

The basic working principle of this protection consists of an indirect measurement of the junction temperature swing  $\Delta T_j$  through the direct measurement of the spatial temperature gradient on the device surface in order to automatically shut off the output MOSFET as soon as  $\Delta T_j$  exceeds the safety level of 60 K. According to the voltage level on the FaultRST pin, the output MOSFET switches on and cycles with a thermal hysteresis according to the maximum instantaneous power which can be handled (FaultRST = Low) or remains off (FaultRST = High). The protection prevents fast thermal transient effects and, consequently, reduces thermo-mechanical fatigue.

#### 3.2 Thermal shutdown

In case the junction temperature of the device exceeds the maximum allowed threshold (typically 175°C), it automatically switches off and the diagnostic indication is triggered. According to the voltage level on the FaultRST pin, the device switches on again as soon as its junction temperature drops to  $T_{RS}$  (FaultRST = Low) or remains off (FaultRST = High).

#### 3.3 Current limitation

The device is equipped with an output current limiter in order to protect the silicon as well as the other components of the system (e.g. bonding wires, wiring harness, connectors, loads, etc.) from excessive current flow. Consequently, in case of short circuit, overload or during load power-up, the output current is clamped to a safety level, I<sub>LIMH</sub>, by operating the output power MOSFET in the active region.

### 3.4 Negative voltage clamp

In case the device drives inductive load, the output voltage reaches a negative value during turn off. A negative voltage clamp structure limits the maximum negative voltage to a certain value, V<sub>DEMAG</sub>, allowing the inductor energy to be dissipated without damaging the device.

# 4 Application information

+ SV

OUT

FaultRST

OUT

Rprot

NPUT

OUT

Rprot

SEL

OUT

Rprot

Rprot

GND

GND

GAPG2603140858CFT

Figure 32: Application diagram

# 4.1 GND protection network against reverse battery




Figure 33: Simplified internal structure

The device does not need any external components to protect the internal logic in case of a reverse battery condition. The protection is provided by internal structures.

In addition, due to the fact that the output MOSFET turns on even in reverse battery mode, thus providing the same low ohmic path as in regular operating conditions, no additional power dissipation has to be considered.

### 4.2 Immunity against transient electrical disturbances

The immunity of the device against transient electrical emissions, conducted along the supply lines and injected into the  $V_{\rm CC}$  pin, is tested in accordance with ISO7637-2:2011 (E) and ISO 16750-2:2010.

The related function performance status classification is shown in *Table 12: "ISO 7637-2 - electrical transient conduction along supply line"*.

Test pulses are applied directly to DUT (Device Under Test) both in ON and OFF-state and in accordance to ISO 7637-2:2011(E), chapter 4. The DUT is intended as the present device only, without components and accessed through Vcc and GND terminals.

Status II is defined in ISO 7637-1 Function Performance Status Classification (FPSC) as follows: "The function does not perform as designed during the test but returns automatically to normal operation after the test".

Table 12: ISO 7637-2 - electrical transient conduction along supply line

Test Pulse 2011(E)	Test pulse severity level with Status II functional performance status		Minimum number of pulses or test time	Burst cycle / pulse repetition time		Pulse duration and pulse generator internal impedance	
	Level	Us <sup>(1)</sup>	time	min max			
1	III	-112 V	500 pulses	0.5 s		2 ms, 10 Ω	
2a	III	+55 V	500 pulses	0.2 s	5 s	50 μs, 2 Ω	
3a	IV	-220 V	1h	90 ms	100 ms	0.1 μs, 50 Ω	
3b	IV	+150 V	1h	90 ms	100 ms	0.1 μs, 50 Ω	
4 (2)	IV	-7 V	1 pulse			100 ms, 0.01 Ω	
Load dump according to ISO 16750-2:2010							
Test B (3)		40 V	5 pulse	1 min		400 ms, 2 Ω	

#### Notes:

# 4.3 MCU I/Os protection

If a ground protection network is used and negative transients are present on the  $V_{CC}$  line, the control pins will be pulled negative. ST suggests to insert a resistor ( $R_{prot}$ ) in line both to prevent the microcontroller I/O pins from latching-up and to protect the HSD inputs.

The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of microcontroller I/Os.

 $<sup>^{(1)}\</sup>text{U}_{\text{S}}$  is the peak amplitude as defined for each test pulse in ISO 7637-2:2011(E), chapter 5.6.

<sup>(2)</sup>Test pulse from ISO 7637-2:2004(E).

 $<sup>^{(3)}</sup>$ With 40 V external suppressor referred to ground (-40°C < T<sub>i</sub> < 150 °C).

#### **Equation**

 $V_{CCpeak}/I_{Iatchup} \le R_{prot} \le (V_{OH\mu C} - V_{IH} - V_{GND}) / I_{IHmax}$ 

Calculation example:

For  $V_{CCpeak}$  = -150 V;  $I_{latchup} \ge 20$  mA;  $V_{OH\mu C} \ge 4.5$  V

 $7.5 \text{ k}\Omega \leq R_{prot} \leq 140 \text{ k}\Omega.$ 

Recommended values:  $R_{prot} = 15 \text{ k}\Omega$ 

### 4.4 Multisense - analog current sense

Diagnostic information on device and load status are provided by an analog output pin (MultiSense) delivering the following signals:

- Current monitor: current mirror of channel output current
- V<sub>CC</sub> monitor: voltage propotional to V<sub>CC</sub>
- T<sub>CASE</sub>: voltage propotional to chip temperature

Those signals are routed through an analog multiplexer which is configured and controlled by means of SELx and SEn pins, according to the address map in *MultiSense multiplexer* addressing Table.





Figure 34: MultiSense and diagnostic - block diagram

### 4.4.1 Principle of Multisense signal generation

Figure 35: MultiSense block diagram



#### **Current monitor**

When current mode is selected via MultiSense, this output is capable of providing:

- Current mirror proportional to the load current in normal operation, delivering current proportional to the load according to a known ratio named K
- Diagnostics flag in fault conditions delivering fixed voltage Vsenseh

The current delivered by the current sense circuit, I<sub>SENSE</sub>, can be easily converted to a voltage V<sub>SENSE</sub> by using an external sense resistor, R<sub>SENSE</sub>, allowing continuous load monitoring and abnormal condition detection.

#### Normal operation (channel ON, no fault, SEn active)

While device is operating in normal conditions (no fault intervention),  $V_{\text{SENSE}}$  calculation can be done using simple equations

Current provided by MultiSense output:  $I_{SENSE} = I_{OUT}/K$ 

Voltage on Rsense: Vsense = Rsense · Isense = Rsense · Iout/K

#### Where:

- V<sub>SENSE</sub> is the voltage measurable on R<sub>SENSE</sub> resistor
- I<sub>SENSE</sub> is the current provided from MultiSense pin in current output mode
- IOUT is the current flowing through output
- K factor represents the ratio between PowerMOS cells and SenseMOS cells; its spread includes geometric factor spread, current sense amplifier offset and process parameters spread of overall circuitry specifying the ratio between I<sub>OUT</sub> and I<sub>SENSE</sub>.

#### Failure flag indication

In case of power limitation/overtemperature, the fault is indicated by the MultiSense pin which is switched to a "current limited" voltage source, V<sub>SENSEH</sub>.

In any case, the current sourced by the MultiSense in this condition is limited to I<sub>SENSEH</sub>.

The typical behavior in case of overload or hard short circuit is shown in *Waveforms* section.




Figure 36: Analogue HSD - open-load detection in off-state




Figure 37: Open-load / short to VCC condition

Table 13: MultiSense pin levels in off-state


Condition	Output	MultiSense	SEn
	V> V	Hi-Z	L
Open-load	V <sub>OUT</sub> > V <sub>OL</sub>	$V_{SENSEH}$	Н
	V ~V	Hi-Z	L
	V <sub>OUT</sub> < V <sub>OL</sub>	0	Н
Chart to \/	Varia S.Vari	Hi-Z	L
Short to Vcc	V <sub>OUT</sub> > V <sub>OL</sub>	Vsenseh	Н
Manainal	V 4V	Hi-Z	L
Nominal	V <sub>OUT</sub> < V <sub>OL</sub>	0	Н

#### 4.4.2 TCASE and VCC monitor

In this case, MultiSense output operates in voltage mode and output level is referred to device GND. Care must be taken in case a GND network protection is used, because a voltage shift is generated between the device GND and the microcontroller input GND reference.

Figure 38: "GND voltage shift" shows the link between V<sub>MEASURED</sub> and the real V<sub>SENSE</sub> signal.

Figure 38: GND voltage shift



#### V<sub>CC</sub> monitor

Battery monitoring channel provides  $V_{SENSE} = V_{CC} / 8$ .

#### **Case temperature monitor**

Case temperature monitor is capable of providing information about the actual device temperature. Since a diode is used for temperature sensing, the following equation describes the link between temperature and output V<sub>SENSE</sub> level:

$$V_{SENSE\ TC}(T) = V_{SENSE\ TC}(T_0) + dV_{SENSE\ TC} / dT * (T - T_0)$$

where dV<sub>SENSE\_TC</sub> / dT ~ typically -5.5 mV/K (for temperature range (-40 °C to 150 °C)).

### 4.4.3 Short to VCC and OFF-state open-load detection

#### Short to V<sub>CC</sub>

A short circuit between  $V_{\text{CC}}$  and output is indicated by the relevant current sense pin set to  $V_{\text{SENSEH}}$  during the device off-state. Small or no current is delivered by the current sense during the on-state depending on the nature of the short circuit.

#### OFF-state open-load with external circuitry

Detection of an open-load in off mode requires an external pull-up resistor  $R_{PU}$  connecting the output to a positive supply voltage  $V_{PU}$ .

It is preferable that V<sub>PU</sub> is switched off during the module standby mode in order to avoid the overall standby current consumption to increase in normal conditions, i.e. when load is connected.

 $R_{PU}$  must be selected in order to ensure  $V_{OUT} > V_{OLmax}$  in accordance with the following equation:

#### **Equation**


$$R_{PU} < \frac{V_{PU} - 4}{I_{L(off2)min @ 4V}}$$



# 5 Package and PCB thermal data

# 5.1 PowerSSO-36 thermal data

Figure 39: PowerSSO-36 PC board



47/

**Table 14: PCB properties** 

Dimension	Value
Board finish thickness	1.6 mm +/- 10%
Board dimension	129 mm x 60 mm
Board Material	FR4
Copper thickness (top and bottom layers)	0.070 mm
Copper thickness (inner layers)	0.035 mm
Thermal vias separation	1.2 mm
Thermal via diameter	0.3 mm +/- 0.08 mm
Copper thickness on vias	0.025 mm
Footprint dimension (top layer)	4.1 mm x 6.5 mm
Heatsink copper area dimension (bottom layer)	Footprint, 2 cm <sup>2</sup> or 8 cm <sup>2</sup>

Figure 40: Rthj-amb vs PCB copper area in open box free air conditions





Figure 41: PowerSSO-36 thermal impedance junction ambient single pulse

#### **Equation: pulse calculation formula**

 $Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$ 

where  $\delta = t_P/T$ 

Figure 42: Thermal fitting model for PowerSSO-36





36/47

The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Table 15: Thermal parameters

Area/island (cm2)	FP	2	8	4L
R1 = R7 (°C/W)	0.01			
R2 = R8 (°C/W)	1.2			
R3 (°C/W)	3.4	3.4	3.4	2.6
R4 (°C/W)	6	6	6	3
R5 (°C/W)	18	14	10	2
R6 (°C/W)	30	26	15	7
C1 = C7 (W·s/°C)	0.0005			
C2 = C8 (W·s/°C)	0.001			
C3 (W·s/°C)	0.1			
C4 (W·s/°C)	0.5	0.8	0.8	1
C5 (W·s/°C)	1	2	3	10
C6 (W·s/°C)	3	5	9	18



# 6 Maximum demagnetization energy (VCC = 16 V)

100

VND7004AY - Single Pulse

Repetitive pulse Tjstart=125°C

Repetitive pulse Tjstart=125°C

O.1

O.1

1

100

1000

GADG200416136CFT

Figure 43: Maximum turn off current versus inductance



38/47

Values are generated with  $R_L = 0 \Omega$ .

In case of repetitive pulses, T<sub>jstart</sub> (at the beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

VND7004AY Package information

# 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

# 7.1 PowerSSO-36 package information




Figure 44: PowerSSO-36 package outline

Table 16: PowerSSO-36 mechanical data

	Dimensions		
Ref.		Millimeters	
	Min.	Тур.	Max.
Θ	0°		8°
Θ1	5°		10°
Θ2	0°		
Α	2.15		2.45
A1	0.00		0.10

40/47

		Dimensions	
Ref.	Millimeters		
	Min.	Тур.	Max.
A2	2.15		2.35
b	0.18		0.32
b1	0.13	0.25	0.30
С	0.23		0.32
c1	0.20	0.20	0.30
D		10.30 BSC	
D1	6.90		7.50
D2		3.65	
D3		4.30	
е		0.50 BSC	
Е		10.30 BSC	
E1		7.50 BSC	
E2	4.30		5.20
E3		2.30	
E4		2.90	
G1		1.20	
G2		1.00	
G3		0.80	
h	0.30		0.40
L	0.55	0.70	0.85
L1	1.40 REF		
L2	0.25 BSC		
N	36		
R	0.30		
R1	0.20		
S	0.25		
	Tolerance of fo	rm and position	
aaa		0.20	
bbb		0.20	
ccc	0.10		
ddd	0.20		
eee	0.10		
fff	0.20		
999	0.15		

VND7004AY Package information

# 7.2 PowerSSO-36 packing information

Figure 45: PowerSSO-36 reel 13"




Table 17: Reel dimensions

Description	Value <sup>(1)</sup>
Base quantity	1000
Bulk quantity	1000
A (max)	330
B (min)	1.5
C (± 0.2)	13
F	20.2
G (+2 / -0)	24.4
N (min)	100
T (max)	30.4

<sup>&</sup>lt;sup>(1)</sup>All dimensions are in mm.

Package information VND7004AY

Figure 46: PowerSSO-36 carrier tape

Table 18: PowerSSO-36 carrier tape dimensions

Description	Value <sup>(1)</sup>
A <sub>0</sub>	10.90 ± 0.10
B <sub>0</sub>	10.80 ± 0.10
K <sub>0</sub>	2.75 ± 0.10
K <sub>1</sub>	2.45 ± 0.10
D <sub>0</sub>	1.50 (+0.10 / -0)
D <sub>1</sub>	1.60 ± 0.10
P <sub>0</sub>	4.00 ± 0.10
P <sub>1</sub>	12.00 ± 0.10
P <sub>2</sub>	2.00 ± 0.10
P <sub>10</sub>	40.00 ± 0.20
E	1.75 ± 0.10
F	11.50 ± 0.10
W	24.00 ± 0.30
Т	$0.30 \pm 0.05$

<sup>&</sup>lt;sup>(1)</sup>All dimensions are in mm.

VND7004AY Package information

Embossed Carrier Punched Carrier 8 mm & 12 mm only Round Sprocket Holes START **END** Top Cover Tape Elongated Sprocket Holes (32 mm tape and wider) -100 mm Min. -Leader Trailer Components-400 mm Minimum, 160 mm minimum, -Top Cover Tape User direction of feed GAPG2004151511CFT

Figure 47: PowerSSO-36 schematic drawing of leader and trailer tape

#### 7.3 **PowerSSO-36 marking information**

Marking area 4 5 6 7 8 9 2 Special function digit &: Engineering sample <br/>
<br/>
<br/>
dank>: Commercial sample PowerSSO-36 TOP VIEW (not in scale)

Figure 48: PowerSSO-36 marking information



Engineering Samples: Parts marked as & are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted to run a qualification activity prior to any decision to use these engineering samples.

Commercial Samples: fully qualified parts from ST standard production with no usage restrictions.

Order codes VND7004AY

# 8 Order codes

Table 19: Device summary

Package	Order codes
	Tape and reel
PowerSSO-36	VND7004AYTR

VND7004AY Revision history

# 9 Revision history

Table 20: Document revision history

Date	Revision	Changes
23-Apr-2015	1	Initial release.
20-Jul-2015		Table 3: "Absolute maximum ratings":  ■ -louT: updated value  Updated Table 4: "Thermal data" and Table 6: "Switching"
	2	Table 8: "Protections":  T <sub>R</sub> , T <sub>HYST</sub> : added note  Table 9: "MultiSense":  K <sub>0</sub> , dK <sub>0</sub> /K <sub>0</sub> : removed rows  K <sub>x</sub> , dK <sub>x</sub> /K <sub>x</sub> , l <sub>OUT_SAT</sub> : updated values
		Added Section 5: "Package and PCB thermal data"
		Updated Figure 1: "Block diagram"  Updated Table 1: "Pin functions"  Table 3: "Absolute maximum ratings":  Isense: updated parameter and value  EMAX: updated parameter
		Table 5: "Power section":
		R <sub>ON_REV</sub> : updated value
30-Jul-2015	3	Table 9: "MultiSense":
		Vsense_cl, Vsense_tc, Vsense_vcc: updated test conditions
		Removed following tables:
		<ul> <li>Table: Electrical transient requirements (part 1)</li> <li>Table: Electrical transient requirements (part 2)</li> <li>Table: Electrical transient requirements (part 3)</li> </ul>
		Added Section 4: "Application information"
	4	Table 5: "Power section":
		I <sub>STBY</sub> , I <sub>L(off)</sub> : updated values
02-Dec-2015		Updated Table 6: "Switching"
32 200 2010		Table 9: "MultiSense":
		• K <sub>x</sub> , t <sub>DSENSE2H</sub> : updated values
		Added Section 2.5: "Electrical characteristics curves"
27-Jan-2016	5	Table 9: "MultiSense":
27 Juli-2010		Isenseo: updated value

Revision history VND7004AY

Date	Revision	Changes
20-Apr-2016	6	Updated Features list  Table 3: "Absolute maximum ratings":  EMAX: updated value  Table 9: "MultiSense":  dKx/Kx, Isense_sat, Iout_sat: added note
		Added Section 6: "Maximum demagnetization energy (VCC = 16 V)"
26-Apr-2016	7	Updated Figure 1: "Block diagram" and Figure 34: "MultiSense and diagnostic – block diagram"
15-Jul-2016	8	Updated Figure 45: "PowerSSO-36 reel 13""and Table 17: "Reel dimensions"
02-Nov-2016	9	Updated Applications section

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

