Architecture Development and Implementation of a Synchrophasor-based Real-time oscillation damping Control System

Eldrich Rebello
Department of Electrical Engineering
and Automation
Aalto University
Espoo, Finland
Email: eldrich.rebello@aalto.fi

Homer Simpson Kungliga Tekniska högskolan Stockholm, Sweden Email: luigiv@kth.se tre Md. Shoaib Almas Kungliga Tekniska högskolan Stockholm, Sweden Email: msalmas@kth.se

Abstract—Low-frequency, electromechanically induced, interarea oscillations are posing an increasing threat to the stability of the modern, interconnected power grid. Wide Area Monitoring, Protection and Control (WAMPAC) systems based on wide-area measurements such as synchrophasor (C37.118) data can be deployed to address the inter-area oscillation problem. This work develops a hardware prototype of a synchrophasor-based oscillation damping control system. A Compact Reconfigurable Input Output (cRIO) controller from National Instruments is used to develop the real-time prototype. This paper presents the design process followed for the development of the software architecture. The three step process followed viz. design proposal, design refinement and finally attempted implementation is detailed. The goals of the design, the challenges faced and the refinements necessary are also presented. The design implemented is tested and validated on OPAL RT's eMEGASIM real-time simulation platform and a brief discussion of the results is also included.

I. INTRODUCTION

The goal of this paper is to document the architecture development process and challenges faced in the real-time implementation of Ängquist and Gama's [2] Phasor Power Oscillation (Phasor POD) algorithm. The developed prototype is termed a Wide Area Power Oscillation Damper 1 (WA-POD). For purposes of comparison, the real-time SIMULINK implementation of the Phasor POD algorithm by Almas and Vanfretti [9] is used as a benchmark. The performance of the hardware prototype developed will be tested and compared to the performance of this implementation of the algorithm. The two-area four-machine model developed by Klein, Rogers and Kundur [3] is used as a test-case and is modified to fit the requirements of this work. A Hardware-in-the-loop setup is constructed around the eMEGASIM real-time simulator from OPAL-RT [10] with the two-area model running in real-time and a synchrophasor-based Phasor-POD algorithm running on a cRIO (Figure 1).

¹Historically, damping stabilizers have been termed WAPOD where the P represents a measurement of active power through the line. Active power here would be used as a controller input signal. Although this term is not accurate when other quantities are used as control inputs or feedback signals, the term is used here to maintain consistency with existing literature.

A. Motivation

The growth of power system interconnections between previously unconnected areas has given rise to the phenomenon of inter-area oscillations. These are low frequency (0.1-2 Hz.) oscillations where the generators of one synchronous area oscillate against those of another area. Damping for these oscillations is generally poor and if they are allowed to grow, they can lead to disconnection of the ties or a collapse of the power system. A famous example of the latter was the August 1996 blackout of the WSCC system in the USA [1]. Although the purpose of system interconnection was to increase stability, the present situation of the power system incorporates renewable energy sources and power trading corridors, both of which impact system stability.

B. Previous Experiences

Modern solutions to this problem involve using Power System Stabilisers (PSS) with locally available signals. These are effective at damping intra-area modes with good observability but may not be as effective at damping inter-area modes [7] [8]. A theoretical analysis of the advantages of using widearea signals as a damping input is presented in [15]. Field-test experiences with WAPOD controllers from Norway and China are presented in [4] and [5] respectively.

C. Paper Outline

This paper is organised as follows.

Section II outlines the hardware and software components used together with an overview of the Phasor POD algorithm.

Section III examines the details of the architecture developed for this controller and the various stages of refinement and changes made to it. Section V presents the results of the Hardware-in-the-loop tests performed and conclusions are drawn in Section VI.




Fig. 1. General Outline for data flow with digital and analogue components indicated

II. BACKGROUND

A. Phasor POD Algorithm

The Phaso-POD algorithm was developed by Ängquist and Gama [2] and forms the core of this work. The algorithm was selected due to its wide applicability and the fact that it does not depend on network topology. Typical model-linearisation based damping algorithms rely on intensive calculations and are typically valid for a particular network operating point. The Phasor-POD algorithm only requires knowledge of the inter-area oscillation frequency, which is generally known from system studies or can be determined from synchrophasor measurements. In the two-area network used here, the interarea oscillation frequency is known to be 0.64Hz. Consider Equation 1 which is a representation of a general signal s(t), as an average valued component and an oscillating component.

$$s(t) = s_{avg} + \operatorname{Re}\left\{\overrightarrow{s}_{ph} \cdot e^{j^{wt}}\right\}$$
 (1)

 \vec{s}_{ph} is a complex phasor, rotating at the frequency ω [2]. The Phasor-POD algorithm uses the known oscillation frequency to set up a co-orindate system rotating at this frequency and continuously extracts a phasor representing the magnitude of oscillation [2]. This extracted signal can subsequently be used as a modulating input to a controllable device such as a FACTS device or a generator's AVR system. The implementation of the algorithm used here is based on Almas and Vanfretti's Simulink implementation [9] and uses three inputs: the search frequency, ω_{cs1} , the sampling time T_s , the phase correction alpha in addition to a signal scaling factor.

B. Hardware and Software Used

Real-Time Controller: The real-time implementation of the Phasor-POD algorithm in this work is based on

the Compact Reconfigurable Input Output (cRIO) from National Instruments. The cRIO 9081 [16] is used for the implementation of the algorithm. It has an onboard Field Programmable Gate Array (FPGA) in addition to a 1.06 GHz. Intel Celeron processor for real-time control applications [16].

Phasor Measurement Units: The inputs to the real-time controller would come from a C37.118-compliant synchrophasor data stream. Measurement data for this stream would be generated by two PMU's which monitor three-phase currents and voltages at different points on the power network. In this work, two cRIO9076 real-time controllers [17] were deployed as PMU's.

Real-Time Simulator: The eMEGASIM real-time simulator from OPAL RT [6] was used for simulating the two-area network in real-time. This simulator allowed for hardware-in-the-loop tests to be carried out using its analogue input and output terminals. Voltage and current signals were extracted from the simulator's analogue outputs and fed to analogue amplifiers. These amplified signals were then wired to the current and voltage inputs of PMU's. Similarly, the damping signal generated by the Phasor-POD algorithm was then wired back to the simulator's analogue input terminals for use in the simulation. Figure 1 presents the entire signal path including the external, closed-loop control.

Software: The test-case network model used here was based on a SIMULINK demo available with SimPowerSystems. This was modified to include an average-valued SVC model, identical to that used in [9]. The SIMULINK model was modified and prepared for real-time simulation. Software code for the cRIO was written using LabView's Real-Time modules. OPAL RT's eMEGASIM platform uses MATLAB code and SIMULINK models. Software development was done on a workstation computer. Code was loaded on the various




Fig. 2. Iterative Revision Flow Diagram




Fig. 3. Iterative Revision Flow Diagram

devices (cRIO contollers, RT Simulator) over a TCP network.

III. ARCHITECTURE DEVELOPMENT PROCESS

Before beginning the development process, a software development methodology was adopted with the aim of streamlining the process. (Why this method and not others??) The approach followed here is based on the Waterfall method detailed in [11]. The approach broadly includes the four steps from [11] viz.

- 1) Initial Investigation
- 2) Requirements Definition
- 3) Architecture Design
- 4) Coding and Implementation

The linear waterfall method was modified to be iterative so as to account for various constraints and to also account for revisions in the initial definition caused by these constraints. This iterative process is illustrated in Figure 2.

Several reasons were behind the choice of an iterative design approach. Chief among them was the cRIO hardware itself. As an implementation on this hardware had not been attempted earlier, the limitations of the hardware were unknown. Based on the limitations faced during an implementation attempt, the design and features incorporated would be revised to fit within the limitations of the hardware.

A. Constraints

Before defining requirements at each stage of the software implementation, the possible constraints at each stage of the test set-up were considered. The test set-up shown in Figure 1 is used to illustrate the constraints faced.

Differing Loop Rates: The power system simulation running on the real-time simulator was run at a loop rate of $50\mu s$. This meant that the simulator would generate new values for currents and voltages every $50\mu s$. and would also expect data from the HIL system every $50\mu s$. The constraint here was the data reporting rate of the PMU's used which was a maximum of 50 samples per second or one sample every 20m s. This was much slower that the $50\mu s$. loop rate of the real-time simulator. A solution would be required for this.

FPGA Accuracy: While the exact role of the FPGA in this implementation was not known in advance, it brought with it some limitations. Chief among these was the limitation on data accuracy due to the f fact that all calculations together with circuit logic would be implemented in hardware.

IV. ARCHITECTURE IMPLEMENTATION AND REFINEMENT

Figure 2 shows the three stage design process with design proposal, implementation and revision. To begin with, only the controller specifications were available. These were used to draft a design proposal. An implementation attempt was made using this draft proposal. When the additional limits imposed by the software and hardware platforms were included, some goals of the original code would have to revised. With these limitations, the original design was modified to generate a revised design. An attempt was then made to implement this revised design. If further limitations were encountered, the design was further modified. This iterative process was repeated till a working implementation was reached.

1) Initial Design: Initially, the goal was to keep the controller (the cRIO) independent of any other devices. Such a controller would be able to receive synchrophasor data (in the C37.118 format) directly over the communication network (ethernet) and extract measurement data. The architecture block diagram is shown in Figure 4. This controller was completely autonomous, with automated signal selection and processing. This design would be able to compute observability indices for the different input signals and then automatically select the one with the highest observability of a particular mode. This design also incorporated two control functions, a wide area control function and a local control function. The wide area control function selected for implementation was the phasor-based oscillation damping control algorithm [2]. The local control function would use locally available data and implement the control function in a manner similar to a Power System Stabiliser (PSS). Automatic switching between the two functions was also considered. If the signal to noise ratio in the wide area signal deteriorated or if the signal delay became prohibitively high, the controller would switch to the local signal or a back-up wide area signal automatically. The principal consideration in this design was the limited resources available on the FPGA and the complexity of the algorithms to be implemented. This required implementation of all algorithms and computation sections on the RT section of the cRIO. In addition, the RT controller chosen has tremendous flexibility as algorithms are implemented using software, rather than hardware as on the FPGA. The RT controller also has more storage space available to implement algorithms. The trade-off was computation speed.

This design was faced with a problem of differing loop rates. The real-time simulator runs at a 50μ s time step. The RT controller on the cRIO is not capable of matching this




Fig. 4. Initial Software Architecture

speed. The fastest that it could run was 1ms. Data would thus be generated faster than the RT controller was able to process. The second problem was producing control output at the rate expected by the real-time simulator. The speed constraint of the RT controller meant that it would not be possible to use it (the RT controller) to generate this control signal. To address this issue, this architecture envisaged using the FPGA to perform interpolation between successive data points. The FPGA would run at a loop rate of 50 microseconds, to match the real-time simulator. The region between successive data points would be interpolated using a suitable interpolation algorithm. Data generated by the FPGA would be sent over the communication network back to the real-time simulator for use in the simulation.

This design was changed due to limitations of different components. One, no software was available to receive a synchrophasor stream and extract measurement data on the RT controller. This process had to be performed on a desktop computer running a real-time data mediator [19] and LabVIEW. Once measurement data from the synchrophasor stream was available, it could be streamed to the real-time controller over the TCP/IP network.

Two, data generated by the FPGA could not be sent to the real-time simulator directly over the communication network. Though theoretically possible using a FIFO² buffer, further work is required. Also, for each succesive data point received by the real-time controller, the FPGA would generate 400, interpolated data points. Synchronising the process of generating the control signal and using the generated data on the real-time simulator will be a complex task.

Three, the process of data interpolation on the FPGA is complex. To achieve results better than with a simple linear interpolation, a history of past data points is required. This process is in itself complex and also introduces further delay. However, it is simpler than implementing the damping control algorithm on the FPGA. At this stage, FPGA limitations were the principal factor behind chosing to implement the Phasor-POD algorithm on the RT controller.

Four, an algorithm for automated signal selection based on observability indices had not been developed. In principle, this too, is possible and can be implemented on the realtime controller in the future when such an algorithm is




Fig. 5. Revised Architecture

developed and verified to work. The Phasor POD algorithm input paramaters also change depending on the input used. An approach to determine these parameters iteratively or calculate them from input data is required. This only adds to the complexity.

2) Development and Revision: With the limitations of the initial architecture in mind, it was revised. In this architecture, the process of extracting data from the synchrophasor stream was shifted to a workstation computer. The process of signal selection and signal processing was also moved to this computer. Once data was available, it would be sent to the RT controller, over a communication network. The damping control was kept on the RT controller with the FPGA performing the interpolation required to match the read-interval of the real-time simulator. Besides the damping control algorithm, a local control function was maintained on the RT controller. This revision is shown in Figure 5.

Here, the complexity of implementing an interpolation algorithm on the FPGA was examined in detail. An implementation was also attempted. It was determined that a simple linear interpolation algorithm would not be sufficiently accurate. Further, the FPGA output was limited by the speed of the RT controller as new data would only be available after a minimum of 1ms at the least (if the RT controller were to run at its maximum speed).

An implementation of the damping control algorithm on the RT controller was also tested. The fastest execution speed that could be achieved was in excess of 25ms. This was slower than the reporting rate of the PMUs.

Communication between the cRIO and the RT simulator using TCP/IP was also abandoned. Output values of the FPGA were instead hardwired to the real-time simulator's analogue inputs.

3) Final Implementation: At this stage, the damping control algorithm was moved to the FPGA with the RT

²First In First Out




Fig. 7. Architecture Refinement Schematic

controller being used only for network communication and data monitoring. The RT controller would only perform the task of receiving measurement data continuously over the network. Phasor POD algorithm parameters and monitoring data would be sent periodically. The local control function was also discarded as it was found to reduce the response speed of the RT controller. If needed and if space permits, the local control function can be implemented on the FPGA. The FPGA is suited to tasks that are repetitive in nature as it has a fast and predictable response time. The desired 50μ s. data output rate could also be maintained as the FPGA was capable of response times of this order. The problem of differing data and loop rates was solved by implementing a basic sample-and-hold algorithm on the FPGA. Data would still be received from the RT controller every 20 ms. but the output would be held constant till the next data point was received and processed. With the Phasor POD algorithm implemented on the FPGA, resource utilization stood at 78%. Space was still available if further functions need to be implemented on the FPGA. As with the previous design, the process of extracting data from the synchrophasor stream was done on a workstation computer. Signal selection and processing was also done on this computer. This (Figure 6) was the final architecture as implemented. Details of the FPGA code as implemented are shown in Figure 7.

V. HARDWARE-IN-THE-LOOP TEST

A setup identical to that outlined in Figure 1 was constructed and used to verify the working of the real-time implementation of the Phasor-POD algorithm. The Phasor-POD algorithm had previously been tested with the two area system. It was verified to be able to keep the system in steady state stability and to restore the system to stability after the




Fig. 8. Two Area Test network used. PMU measurements are taken from the buses indicated in red.

application of a minor disturbance. The benchmark for the real-time implementation of the algorithm is thus established.

The single-line-diagram of the two-area test network used is shown in Figure 8. The PMU locations are not shown. The signal generated from the real-time Phasor POD implementation is reinserted in the model at the control system of the SVC. This model was simulated in real-time

The hardware implementation of the POD algorithm was verified to be able to keep the system stable in steady state. It was also tested with small perturbations applied at one generator to excite the inter-area mode and was verified to work satisfactorily. Figure 9 shows the performance of the controller with active power used as an input to the Phasor POD algorithm. Though this performance is not identical to similar simulations, it indicated that the real-time implementation of the algorithm was successful.

VI. CONCLUSION

A hardware prototype of a real-time power oscillation damping control system was developed and tested. The developed prototype uses a real-time implementation of the Phasor-POD algorithm. Issues and challenges faced in this implementation are documented and examined. The architecture development & refinement process for this implementation is also examined in detail. The success of the tests performed indicates that PMU-based wide area controllers have potential applications in power system control and monitoring.

ACKNOWLEDGMENT

M.S. Almas is supported by the STRON g^2 rid project, funded by Nordic Energy Research.

L. Vanfretti is supported in part by the STRON g^2 rid project, funded by Nordic Energy Research, in part by the STandUP for Energy collaboration initiative and also by the KTH School




Fig. 6. Final Controller Architecture as Implemented




Fig. 9. Performance of Hardware controller with small disturbance. Active Power magnitude is used as a damping input.

of Electrical Engineering.

The generosity of Schweitzer Engineering Laboratories, Pullman, WA, USA for their donation of protection relays and Megger/Programma, Täby, Sweden for their donation of numerous pieces of hardware and their technical support is deeply acknowledged.

REFERENCES

- [1] North American Electric Reliability Council, "Review of selected 1996 Electric System Disturbances in North America, August 2002. Available Online: http://www.nerc.com/pa/rrm/ea/System%20Disturbance%20Reports20DL/1996SystemDisturbance.pdf
- [2] L. Ängquist and C. Gama Damping Algorithm based on Phasor Estimation in Power Engineering Society Winter Meeting, 2001. IEEE, Volume 3, pp. 1160 - 1165
- [3] M. Klein, J. G. Rogers and P. Kundur A fundamental study of inter-area oscillations in Power Systems IEEE Trans, PWRS, no. 6, pp. 914-921, 1991
- [4] Uhlen, K. and Vanfretti, L. and De Oliveira, M. M. and Leirbukt, AB. and Aarstrand, V. H. and Gjerde, J. O. Wide-Area Power Oscillation Damper implementation and testing in the Norwegian transmission network in Power and Energy Society General Meeting, 2012 IEEE pp. 1-7
- [5] Li Peng and Wu Xiaochen and Lu Chao and Shi Jinghai and Hu Jiong and He Jingbo and Zhao Yong and Aidong Xu Implementation of CSG's Wide-Area Damping Control System: Overview and experience in Power Systems Conference and Exposition, 2009. PSCE '09. IEEE/PES pp. 1-9
- [6] eMEGASIM Power Grid Real-Time Digital HArdware in the Loop Simulator Available Online at: http://www.opal-rt.com/
- [7] F. P. Dmello, and. C. Concordia Concepts of Synchronous Machine Stability as Affected by Excitation Control IEEE TRANSACTIONS ON POWER APPARATUS AND SYSTEMS, vol. PAS 88, no. 4, 1969.
- [8] M. E. Aboul-Ela, A. A. Sallam, J. D. McCalley and A. A. Fouad, Damping Controller Design for Power System Oscillations Using Global Signals, IEEE trans. on Power Systems, Vol. 11, No. 2, May 1996, pp. 767-773
- [9] M. Shoaib Almas and L. Vanfretti, Implementation of Conventional PSS and Phasor Based POD for Power Stabilizing Controls for Real-Time Simulation, IEEE IES IECON14, 29 Oct-1 Nov, 2014, Dallas, USA.
- [10] eMEGAsim PowerGrid Real-Time Digital Hardware in the Loop Simulator Opal RT, [Online]. Available: http://www.opal-rt.com/
- [11] Selecting a Development Approach, Centre for Medicare and Medicaid Services, USA, February 17, 2005, Accessed on 01 October 2014 Available Online at http://www.cms.gov/

- Research-Statistics-Data-and-Systems/CMS-Information-Technology/XLC/Downloads/SelectingDevelopmentApproach.pdf
- [12] N.S. Chaudhuri, R. Majumder and B Chaudhuri Interaction between conventional and adaptive phasor power oscillation damping controllers in Power and Energy Society General Meeting, 2010 IEEE Minneapolis, MN, 2012 pp. 1-7
- [13] L. Vanfretti.; M. Chenine; M.S. Almas; R. Leelaruji; L. Angquist; L. Nordstrom, "SmarTS Lab A laboratory for developing applications for WAMPAC Systems," Power and Energy Society General Meeting, 2012 IEEE, vol., no., pp.1,8, 22-26 July 2012
- [14] E.V Larsen and E.H Chow, General Electric Company, NY, Application of Static VAR Systems for System Dynamic Performance, 1987 IEEE pp. 43-46
- [15] L. Vanfretti, Y. Chompoobutrgool, and J.H. Chow, Chapter 10: Inter-Area Mode Analysis for Large Power Systems using Synchrophasor Data, Book Chapter, in Coherency and Model Reduction of Large Power Systems, Joe H. Chow (Ed.), Springer, 2013. Available Online at http://www.springer.com/energy/systems%2C+storage+ and+harvesting/book/978-1-4614-1802-3
- [16] Operating Instructions and Specifications Compact RIO NI cRIO-9081/9082, National Instruments, Available Online at http://www.ni.com/ pdf/manuals/375714a.pdf
- [17] Operating Instructions and Specifications Compact RIO NI cRIO-9075/9076, National Instruments, Available Online at http://www.ni.com/ pdf/manuals/375650b.pdf
- [18] FPGA Control on Compact RIO Sample Project Documentation, National Instruments, Available Online at http://www.ni.com/white-paper/14137/en/
- [19] Vanfretti, Luigi and Aarstrand, Vemund H. and Almas, M. Shoaib and Perić, Vedran S. and Gjerde, Jan O., A Software Development Toolkit for Real-Time Synchrophasor Applications, IEEE PES Grenoble PowerTech, 2013
- [20] I Kamwa Performance of Three PSS for Interarea Oscillations SimPowerSystems Examples, MATLAB R2011a
- [21] Generic Power System Stabilizer Documentation distributed with MAT-LAB R2014a Available online at http://www.mathworks.se/help/physmod/ sps/powersys/ref/genericpowersystemstabilizer.html