

Experimental Framework for Testing Synchrophasor-based Damping Control Systems

Eldrich Rebello
Kungliga Tekniska högskolan
Stockholm, Sweden
Email: rebello@kth.se

Luigi Vanfretti
Kungliga Tekniska högskolan
Stockholm, Sweden & Statnett SF, Oslo, Norway
Email: luigi.vanfretti@statnett.no

Md. Shoaib Almas
Kungliga Tekniska högskolan
Stockholm, Sweden
Email: msalmas@kth.se

Abstract—Wide-Area Power Oscillation Damping (WAPOD) controllers using IEEE C37.118 data have been proposed, developed and deployed in the field and are showing promise. This paper details the development, construction and implementation of a real-time, Hardware-in-the-loop (HIL) test set-up for such a controller. The set-up is based around the eMEGASIM real-time simulator from OPAL-RT. A general purpose, phasor-based control algorithm is implemented on a Compact Reconfigurable Input/Output (cRIO) controller from National Instruments. The complete, closed-loop set-up, the hardware used and the reasons for design choices are also documented. Since this test-set-up uses IEEE C37.118 data over a TCP/IP network, the complete data path is examined. A test-case HIL test with the designed controller is also presented and the results are examined.

I. INTRODUCTION

A. Motivation

Instances such as the Northeast blackout of August 2003 and the August 1996 Western North America (WECC) [1] blackout have been significant events on large, interconnected power systems. Both can be attributed, in part, to low frequency, electromechanically induced, inter-area oscillations [1]. These oscillations involve the generators of one synchronous area oscillating against the generators of another area and are typically between 0.1-2Hz in frequency. The fact that these modes are poorly damped [2] presents a danger to power systems with interconnections used for purposes such as power trading. Inter-area oscillations are also a threat to the stability of grids with significant generation coming from renewable energy sources.

B. Previous Experiences

The phenomenon of intra-area oscillations is well documented and has modern solutions such as Power System Stabilisers (PSS) exist and are in use. A PSS uses locally available signals and might not be very effective at damping inter-area modes with poor local observability [4] [3]. Wide-area control systems as implemented in Norway [2] and China [5] have extended the control system of an existing device to receive and use synchrophasor (IEEE C37.118) data.

C. Contributions

The goal of this paper is to document the details of the design and construction of a real-time test set-up for a wide-area control system. Ångquist and Gama's [6] Phasor Power




Fig. 1. Two-area model including SVC

Oscillation (Phasor POD) algorithm was implemented on a Compact Reconfigurable Input-Output controller (cRIO) [11] from National Instruments which is then tested with a inputs from a two-area model [9] running in real-time. The entire physical test set-up is examined together with constraints of the present implementation. The results from one HIL experiment are also presented. This setup can serve as a starting point for future HIL tests that involve real-time, synchrophasor-based controllers.

II. BACKGROUND

A. Two-Area Model & Phasor POD

The Phasor-POD algorithm essentially separates an input signal into average-valued and oscillating components [6]. The oscillating component, when suitably phase-shifted can act as a damping input to a controllable device. This algorithm has been demonstrated to work with a two-area model (see Figure 1) where it acts as a modulating input to a flexible AC transmission system (FACTS) device [8]. The SIMULINK implementation of the Phasor-POD algorithm as presented in [8] was re-written in LabView and deployed on a cRIO9081.

B. Controller Architecture

Figure 2 details the three-layer controller architecture as implemented. The two-area model runs in real-time on the OPAL-RT simulator. Phasor Measurement Units (PMUs) are connected to the analogue outputs of the real-time simulator. The synchrophasor data stream that these PMUs generate is parsed on a desktop computer (Label 1 in Figure 2). This data is then sent over a TCP/IP network to the cRIO running the control algorithm. The Phasor-POD algorithm is implemented




Fig. 2. Three layer controller architecture as implemented

on the cRIO's FPGA which generates an analogue damping signal.

C. SmartS Lab

All the hardware and software detailed in this work is available in the SmartS Lab at KTH, Stockholm. For full details of the lab, all its equipment and capabilities, the reader is referred to [14]. This work only presents the hardware that form part of the HIL test described here and only touches upon their capabilities.

III. HARDWARE & TEST SETUP

Figure 3 presents the data path and a simplified outline of the entire HIL test conducted.

1) *OPAL-RT Simulator*: The eMEGASIM real-time simulator from OPAL-RT [10] was the core of the HIL test. The simulator ran the two-area SIMULINK model in real-time and allowed for interfacing hardware with the model through its analogue input and output terminals. Details of these terminals are below.

- **Analogue Outputs** : Number: 32 (+/-16V and +/-10mA)
- **Analogue Inputs** : Number: 128 (+/-100V and +/-10mA)

The simulator would calculate and update values for all variables in the two-area model every 50μs. This time step was selected to allow for the assumption of linearity of power system parameters. Updated values would be written to the analogue outputs and input values read at the analogue inputs every 50μs. The SIMULINK was developed and edited on a workstation computer and the same computer was used to monitor output from the simulator while the model was running.



Fig. 4. cRIO9081 showing empty module slots

2) *cRIO Real-Time Controllers*: Two different cRIO models were used in this particular HIL test. One model, the cRIO9081, was used to run the Phasor-POD algorithm in real-time. A cRIO9076 was deployed as a PMU. One analogue voltage output module was used with the

3) *Final Implementation*: At this stage, the damping control algorithm was moved to the FPGA with the RT controller being used only for network communication and data monitoring. The Phasor POD algorithm parameters and monitoring data would be sent over the network to the RT section of the controller. The local control function was also discarded. The desired 50μs. data output rate could also be maintained as the FPGA was capable of response times of this order. The problem of differing data and loop rates was solved by implementing a basic sample-and-hold algorithm on the FPGA. With the Phasor POD algorithm implemented on the FPGA, resource utilization stood at 78%. As with the previous design, the process of extracting data from the synchrophasor stream was done on a workstation computer. This (Figure ??) was the final architecture as implemented.

IV. HARDWARE-IN-THE-LOOP TEST

A setup identical to that outlined in Figure 3 was constructed and used to verify the working of the hardware WAPOD. The hardware implementation of the POD algorithm was verified to be able to keep the system stable in steady state. It was also tested with small perturbations applied at one generator to excite the inter-area mode and was verified to work satisfactorily. Figure ?? shows the performance of the controller with two different inputs, active power and voltage angle difference. It is immediately evident that using the voltage angle difference provides better performance.

REFERENCES

- [1] North American Electric Reliability Council *Review of selected 1996 Electric System Disturbances in North America*, August 2002. Available Online: <http://www.nerc.com/pa/rrm/ea/System/%20Disturbance/%20Reports20DL/1996SystemDisturbance.pdf>
- [2] K. Uhlen, L. Vanfretti, M.M. De Oliveira, A.B. Leirbukt, V. H. Aarstrand and J. O. Gjerde *Wide-Area Power Oscillation Damper implementation and testing in the Norwegian transmission network* in Power and Energy Society General Meeting, 2012 IEEE pp. 1-7
- [3] M. E. Aboul-Ela, A. A. Sallam, J. D. McCalley and A. A. Fouad, *Damping Controller Design for Power System Oscillations Using Global Signals*, IEEE trans. on Power Systems, Vol. 11, No. 2, May 1996, pp. 767-773
- [4] L. Vanfretti, Y. Chompoobutgool, and J.H. Chow, *Chapter 10: Inter-Area Mode Analysis for Large Power Systems using Synchrophasor Data*, Book Chapter, in Coherency and Model Reduction of Large Power Systems, Joe H. Chow (Ed.), Springer, 2013.
- [5] Li Peng and Wu Xiaochen and Lu Chao and Shi Jinghai and Hu Jiong and He Jingbo and Zhao Yong and Aidong Xu *Implementation of CSG's Wide-Area Damping Control System: Overview and experience* in Power Systems Conference and Exposition, 2009. PSCE '09. IEEE/PES pp. 1-9
- [6] L. Ångquist and C. Gama *Damping Algorithm based on Phasor Estimation* in Power Engineering Society Winter Meeting, 2001. IEEE, Volume 3, pp. 1160 - 1165
- [7] M.Crow, M. Gibbard, A. Messina, J. Pierre, J. Sanchez-Gasca, D. Trudnowski, D. Vowles *Identification of Electromechanical Modes in Power Systems* IEEE Task Force Report, Special Publication TP462, June 2012.
- [8] M. Shoaib Almas and L. Vanfretti, *Implementation of Conventional PSS and Phasor Based POD for Power Stabilizing Controls for Real-Time Simulation*, IEEE IES IECON14, 29 Oct-1 Nov, 2014, Dallas, USA.
- [9] M. Klein, J. G. Rogers and P. Kundur *A fundamental study of inter-area oscillations in Power Systems* IEEE Trans, PWRs, no. 6, pp. 914-921, 1991.
- [10] eMEGAsim PowerGrid Real-Time Digital Hardware in the Loop Simulator Opal RT, [Online]. Available: <http://www.opal-rt.com/>




Fig. 3. Data path in HIL test. Hardware used is indicated in red text.

- [11] *Operating Instructions and Specifications Compact RIO NI cRIO-9075/9076 & NI cRIO-9081/9082*, National Instruments, Available Online at <http://www.ni.com/>
- [12] M. Paolone, A. Borghetti, C. A. Nucci, *A Synchrophasor Estimation Algorithm for the Monitoring of Active Distribution Networks in Steady State and Transient Conditions*, Proc. of the 17th Power Systems Computation Conference (PSCC 2011), Stockholm, Sweden, Aug. 22-26, 2011
- [13] Kamwa I. (Hydro-Quebec) "Performance of Three PSS for Interarea Oscillations" Available Online at : http://www.mathworks.se/help/physmod/sps/examples_v2/performance-of-three-pss-for-interarea-oscillations.html
- [14] M.S. Almas, M. Baudette, L. Vanfretti, S. Lovlund and J.O. Gjerde "Synchrophasor network, laboratory and software applications developed in the STRONG²rid project," PES General Meeting, Conference Exposition, July 2014 IEEE pp 1 - 5
- [15] L. Vanfretti, V.H. Aarstrand, M. Shoaib Almas, V. S. Perić and J.O. Gjerde *A Software Development Toolkit for Real-Time Synchrophasor Applications*, IEEE PES Grenoble PowerTech, 2013