

8051 Instructions

8051 has about 111 instructions. These can be grouped into the following categories

1. Arithmetic Instructions
2. Logical Instructions
3. Data Transfer instructions
4. Boolean Variable Instructions
5. Program Branching Instructions

The following nomenclatures for register, data, address and variables are used while write instructions.

A: Accumulator

B: "B" register

C: Carry bit

Rn: Register R0 - R7 of the currently selected register bank

Direct: 8-bit internal direct address for data. The data could be in lower 128bytes of RAM (00 - 7FH) or it could be in the special function register (80 - FFH).

@Ri: 8-bit external or internal RAM address available in register R0 or R1. This is used for indirect addressing mode.

#data8: Immediate 8-bit data available in the instruction.

#data16: Immediate 16-bit data available in the instruction.

Addr11: 11-bit destination address for short absolute jump. Used by instructions AJMP & ACALL. Jump range is 2 kbyte (one page).

Addr16: 16-bit destination address for long call or long jump.

Rel: 2's complement 8-bit offset (one - byte) used for short jump (SJMP) and all conditional jumps.

bit: Directly addressed bit in internal RAM or SFR

Arithmetic Instructions

Mnemonics	Description	Bytes	Instruction Cycles
ADD A, Rn	$A \leftarrow A + Rn$	1	1
ADD A, direct	$A \leftarrow A + (\text{direct})$	2	1
ADD A, @Ri	$A \leftarrow A + @Ri$	1	1
ADD A, #data	$A \leftarrow A + \text{data}$	2	1
ADDC A, Rn	$A \leftarrow A + Rn + C$	1	1
ADDC A, direct	$A \leftarrow A + (\text{direct}) + C$	2	1
ADDC A, @Ri	$A \leftarrow A + @Ri + C$	1	1
ADDC A, #data	$A \leftarrow A + \text{data} + C$	2	1
DA A	Decimal adjust accumulator	1	1
DIV AB	Divide A by B $A \leftarrow \text{quotient}$ $B \leftarrow \text{remainder}$	1	4
DEC A	$A \leftarrow A - 1$	1	1
DEC Rn	$Rn \leftarrow Rn - 1$	1	1
DEC direct	$(\text{direct}) \leftarrow (\text{direct}) - 1$	2	1
DEC @Ri	$@Ri \leftarrow @Ri - 1$	1	1
INC A	$A \leftarrow A + 1$	1	1
INC Rn	$Rn \leftarrow Rn + 1$	1	1
INC direct	$(\text{direct}) \leftarrow (\text{direct}) + 1$	2	1
INC @Ri	$@Ri \leftarrow @Ri + 1$	1	1
INC DPTR	$DPTR \leftarrow DPTR + 1$	1	2
MUL AB	Multiply A by B $A \leftarrow \text{low byte } (A*B)$ $B \leftarrow \text{high byte } (A*B)$	1	4
SUBB A, Rn	$A \leftarrow A - Rn - C$	1	1
SUBB A, direct	$A \leftarrow A - (\text{direct}) - C$	2	1
SUBB A, @Ri	$A \leftarrow A - @Ri - C$	1	1
SUBB A, #data	$A \leftarrow A - \text{data} - C$	2	1

Logical Instructions

Mnemonics	Description	Bytes	Instruction Cycles
ANL A, Rn	$A \leftarrow A \text{ AND } Rn$	1	1
ANL A, direct	$A \leftarrow A \text{ AND (direct)}$	2	1
ANL A, @Ri	$A \leftarrow A \text{ AND } @Ri$	1	1
ANL A, #data	$A \leftarrow A \text{ AND data}$	2	1
ANL direct, A	$(\text{direct}) \leftarrow (\text{direct}) \text{ AND } A$	2	1
ANL direct, #data	$(\text{direct}) \leftarrow (\text{direct}) \text{ AND data}$	3	2
CLR A	$A \leftarrow 00H$	1	1
CPL A	$A \leftarrow \neg A$	1	1
ORL A, Rn	$A \leftarrow A \text{ OR } Rn$	1	1
ORL A, direct	$A \leftarrow A \text{ OR (direct)}$	1	1
ORL A, @Ri	$A \leftarrow A \text{ OR } @Ri$	2	1
ORL A, #data	$A \leftarrow A \text{ OR data}$	1	1
ORL direct, A	$(\text{direct}) \leftarrow (\text{direct}) \text{ OR } A$	2	1
ORL direct, #data	$(\text{direct}) \leftarrow (\text{direct}) \text{ OR data}$	3	2
RL A	Rotate accumulator left	1	1
RLC A	Rotate accumulator left through carry	1	1
RR A	Rotate accumulator right	1	1
RRC A	Rotate accumulator right through carry	1	1
SWAP A	Swap nibbles within Acumulator	1	1
XRL A, Rn	$A \leftarrow A \text{ EXOR } Rn$	1	1
XRL A, direct	$A \leftarrow A \text{ EXOR (direct)}$	1	1
XRL A, @Ri	$A \leftarrow A \text{ EXOR } @Ri$	2	1
XRL A, #data	$A \leftarrow A \text{ EXOR data}$	1	1
XRL direct, A	$(\text{direct}) \leftarrow (\text{direct}) \text{ EXOR } A$	2	1
XRL direct, #data	$(\text{direct}) \leftarrow (\text{direct}) \text{ EXOR data}$	3	2

Data Transfer Instructions

Mnemonics	Description	Bytes	Instr. Cycles
MOV A, Rn	$A \leftarrow Rn$	1	1
MOV A, direct	$A \leftarrow (\text{direct})$	2	1
MOV A, @Ri	$A \leftarrow @Ri$	1	1
MOV A, #data	$A \leftarrow \text{data}$	2	1
MOV Rn, A	$Rn \leftarrow A$	1	1
MOV Rn, direct	$Rn \leftarrow (\text{direct})$	2	2
MOV Rn, #data	$Rn \leftarrow \text{data}$	2	1
MOV direct, A	$(\text{direct}) \leftarrow A$	2	1
MOV direct, Rn	$(\text{direct}) \leftarrow Rn$	2	2
MOV direct1, direct2	$(\text{direct1}) \leftarrow (\text{direct2})$	3	2
MOV direct, @Ri	$(\text{direct}) \leftarrow @Ri$	2	2
MOV direct, #data	$(\text{direct}) \leftarrow \text{data}$	3	2
MOV @Ri, A	$@Ri \leftarrow A$	1	1
MOV @Ri, direct	$@Ri \leftarrow (\text{direct})$	2	2
MOV @Ri, #data	$@Ri \leftarrow \text{data}$	2	1
MOV DPTR, #data16	$DPTR \leftarrow \text{data16}$	3	2
MOVC A, @A+DPTR	$A \leftarrow \text{Code byte pointed by } A + DPTR$	1	2
MOVC A, @A+PC	$A \leftarrow \text{Code byte pointed by } A + PC$	1	2
MOVC A, @Ri	$A \leftarrow \text{Code byte pointed by Ri 8-bit address})$	1	2
MOVX A, @DPTR	$A \leftarrow \text{External data pointed by DPTR}$	1	2
MOVX @Ri, A	$@Ri \leftarrow A \text{ (External data - 8bit address)}$	1	2
MOVX @DPTR, A	$@DPTR \leftarrow A \text{ (External data - 16bit address)}$	1	2
PUSH direct	$(SP) \leftarrow (\text{direct})$	2	2
POP direct	$(\text{direct}) \leftarrow (SP)$	2	2
XCH Rn	Exchange A with Rn	1	1
XCH direct	Exchange A with direct byte	2	1
XCH @Ri	Exchange A with indirect RAM	1	1
XCHD A, @Ri	Exchange least significant nibble of A with that of indirect RAM	1	1

Boolean Variable Instructions

Mnemonics	Description	Bytes	Instruction Cycles
CLR C	C-bit $\leftarrow 0$	1	1
CLR bit	bit $\leftarrow 0$	2	1
SET C	C $\leftarrow 1$	1	1
SET bit	bit $\leftarrow 1$	2	1
CPL C	C $\leftarrow \overline{\text{C-bit}}$	1	1
CPL bit	bit $\leftarrow \overline{\text{bit}}$	2	1
ANL C, /bit	C $\leftarrow \text{C} \cdot \overline{\text{bit}}$	2	1
ANL C, bit	C $\leftarrow \text{C} \cdot \text{bit}$	2	1
ORL C, /bit	C $\leftarrow \text{C} + \overline{\text{bit}}$	2	1
ORL C, bit	C $\leftarrow \text{C} + \text{bit}$	2	1
MOV C, bit	C $\leftarrow \text{bit}$	2	1
MOV bit, C	bit $\leftarrow \text{C}$	2	2

Program Branching Instructions

Mnemonics	Description	Bytes	Instr. Cycles
ACALL addr11	$PC + 2 \rightarrow (SP)$; $addr\ 11 \rightarrow PC$	2	2
AJMP addr11	$Addr11 \rightarrow PC$	2	2
CJNE A, direct, rel	Compare with A, jump (PC + rel) if not equal	3	2
CJNE A, #data, rel	Compare with A, jump (PC + rel) if not equal	3	2
CJNE Rn, #data, rel	Compare with Rn, jump (PC + rel) if not equal	3	2
CJNE @Ri, #data, rel	Compare with @Ri A, jump (PC + rel) if not equal	3	2
DJNZ Rn, rel	Decrement Rn, jump if not zero	2	2
DJNZ direct, rel	Decrement (direct), jump if not zero	3	2
JC rel	Jump (PC + rel) if C bit = 1	2	2
JNC rel	Jump (PC + rel) if C bit = 0	2	2
JB bit, rel	Jump (PC + rel) if bit = 1	3	2
JNB bit, rel	Jump (PC + rel) if bit = 0	3	2
JBC bit, rel	Jump (PC + rel) if bit = 1	3	2
JMP @A+DPTR	$A+DPTR \rightarrow PC$	1	2
JZ rel	If A=0, jump to PC + rel	2	2
JNZ rel	If A \neq 0 , jump to PC + rel	2	2
LCALL addr16	$PC + 3 \rightarrow (SP)$, $addr16 \rightarrow PC$	3	2
LJMP addr 16	$Addr16 \rightarrow PC$	3	2
NOP	No operation	1	1
RET	$(SP) \rightarrow PC$	1	2
RETI	$(SP) \rightarrow PC$, Enable Interrupt	1	2
SJMP rel	$PC + 2 + rel \rightarrow PC$	2	2
JMP @A+DPTR	$A+DPTR \rightarrow PC$	1	2
JZ rel	If A = 0. jump PC+ rel	2	2
JNZ rel	If A \neq 0, jump PC + rel	2	2
NOP	No operation	1	1