

lab1完成情况:


1、根据sobel gui flow完成了Linux环境的配置。按流程完成了sobel ip的综合实现与bit、hwh文件的生成。

2、完成尝试调整图片尺寸输入，完成了图像处理的基本流程。

1:

```
@stu-PowerEdge ~:~$ vitis_hls -f /home/.../FPGA_CAMP2024/Vitis_Vision_Library/Vitis_Libraries/vision/L1/examples/resize/run_standalone.tcl
***** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
***** SW Build 4023990 on Oct 11 2023
***** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
***** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/.../FPGA_CAMP2024/Vitis/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/.../FPGA_CAMP2024/Vitis/Vitis_HLS/2023.2/bin/unwrapped/lx64.o/vitis_hls'
INFO: [HLS 200-10] For user '...' on host 'stu-PowerEdge' (Linux_x86_64 version 5.15.0-101-generic) on Fri Jul 12 19:35:27 CST 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/...'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script '/home/.../FPGA_CAMP2024/Vitis_Vision_Library/Vitis_Libraries/vision/L1/examples/resize/run_standalone.tcl'
wrong # args: should be "set varName ?newValue?"
While executing
"set XF PROJ_ROOT "/home/.../FPGA_CAMP2024/Vitis_Vision_Library/Vitis_Libraries/vision" #Vitis Vision Library include directory"
(file "/home/.../FPGA_CAMP2024/Vitis_Vision_Library/Vitis_Libraries/vision/L1/examples/resize/run_standalone.tcl" line 4)
invoked from within
"source /home/.../FPGA_CAMP2024/Vitis_Vision_Library/Vitis_Libraries/vision/L1/examples/resize/run_standalone.tcl"
("uplevel" body line 1)
invoked from within
"uplevel \#0 [list source $tclfile] "
INFO: [HLS 200-112] Total CPU user time: 0.72 seconds. Total CPU system time: 0.13 seconds. Total elapsed time: 0.62 seconds; peak allocated memory: 99.324 MB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Jul 12 19:35:27 2024...
```



Vitis HLS 2023.2 - sobel\_opt (/home/.../FPGA\_CAMP2024/Vitis/prj/sobel\_opt) @stu-PowerEdge-R740

File Edit Project Solution Window Help

Explorer x Module Hier... x

sobel\_opt

- Includes
- Source
- Test Bench
- solution1

Flow Navigator x

- report
- Function Call Graph
- Schedule Viewer
- Dataflow Viewer
- C/RTL COSIMULATION
  - Run Cosimulation
  - Reports & Viewers
    - Report
    - Function Call Graph
    - Timeline Trace
    - Wave Viewer
- IMPLEMENTATION
  - Export RTL
  - Run Implementation
  - Reports & Viewers

Cosimulation Report for 'sobel'

General Information

Date: Fri 12 Jul 2024 09:24:32 PM CST  
Version: 2023.2 (Build 4023990 on Oct 11 2023)  
Project: sobel\_opt  
Status: Pass

Solution: solution1 (Vivado IP Flow Target)  
Product family: zynqplus  
Target device: xck26-sfvc784-2LV-c

Cosim Options

Tool: Vivado XSIM  
RTL: Verilog

Performance Estimates

Modules & Loops	Avg II	Max II	Min II	Avg Latency	Max Latency	Min Latency	Total Execution Time
sobel	927925	927925	927925	927925	927925	927925	927964
sobel_pipeline_VITIS_LOOP_88_1	1280	1280	1280	1280	1280	1280	1280
VITIS_LOOP_98_2	926641	926641	926641	926641	926641	926641	926641

Console x Errors x Warnings x Guidance x Properties x Man Pages x Git Repositories x Modules/Loops

Vitis HLS Console

```
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1357.723 ; gain = 57.836 ; free physical = 170102 ; free virtual = 214227
INFO: [IP Flow 19-234] Refreshing IP repositories
INFO: [IP Flow 19-1704] No user IP repositories specified
INFO: [IP Flow 19-2213] Loaded Vivado IP repository '/home/.../FPGA_CAMP2024/Vitis/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Jul 12 21:26:31 2024...
INFO: [HLS 200-802] Generated output file sobel_opt/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 12.73 seconds. CPU system time: 1.42 seconds. Elapsed time: 25.46 seconds; current allocated memory: 7.410 M
INFO: [HLS 200-112] Total CPU user time: 14.5 seconds. Total CPU system time: 1.77 seconds. Total elapsed time: 27.45 seconds; peak allocated memory: 305.816 MB.
Finished Export RTL/Implementation.
```

26°C 多云

21:27 2024/7/12

sobel\_opt - (/home/.../FPGA\_CAMP2024/Vitis/prj\_vivado/sobel\_opt/sobel\_opt.xpr) - Vivado 2023.2@stu-PowerEdge

File Edit Flow Tools Reptsrts Window Layout View Help

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Run Linter
- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

Block Design - design\_1

Sources x Design Signals Board

- Design Sources (1)
  - design\_1\_wrapper (design\_1\_wrapper.v) (1)
- Simulation Sources (1)
  - sim\_1 (1)
- Utility Sources

Hierarchy IP Sources Libraries Compile Order

Source File Properties

design\_1.bd

Enabled

Location: /home/.../FPGA\_CAMP2024/Vitis/prj\_vivado/

Type: Block Designs

Part: Kria Part

Str: KR A VR

General Properties

Diagram x Address Editor x

Diagram

Address Editor

Tcl Console x Messages x Log x Reports x Design Runs

design\_1\_xvi\_dsa\_0\_0\_synth\_1: /home/.../FPGA\_CAMP2024/Vitis/prj\_vivado/sobel\_opt/sobel\_opt.runs/design\_1\_xvi\_dsa\_0\_0\_synth\_1/runme.log  
design\_1\_xbar\_0\_synth\_1: /home/.../FPGA\_CAMP2024/Vitis/prj\_vivado/sobel\_opt/sobel\_opt.runs/design\_1\_xbar\_0\_synth\_1/runme.log  
design\_1\_auto\_pc\_0\_synth\_1: /home/.../FPGA\_CAMP2024/Vitis/prj\_vivado/sobel\_opt/sobel\_opt.runs/design\_1\_auto\_pc\_0\_synth\_1/runme.log  
design\_1\_sobel\_0\_0\_synth\_1: /home/.../FPGA\_CAMP2024/Vitis/prj\_vivado/sobel\_opt/sobel\_opt.runs/design\_1\_sobel\_0\_0\_synth\_1/runme.log  
design\_1\_rst\_ps8\_0\_09M\_0\_synth\_1: /home/.../FPGA\_CAMP2024/Vitis/prj\_vivado/sobel\_opt/sobel\_opt.runs/design\_1\_rst\_ps8\_0\_09M\_0\_synth\_1/runme.log  
design\_1\_auto\_ds\_1\_synth\_1: /home/.../FPGA\_CAMP2024/Vitis/prj\_vivado/sobel\_opt/sobel\_opt.runs/design\_1\_auto\_ds\_1\_synth\_1/runme.log  
design\_1\_auto\_ds\_0\_synth\_1: /home/.../FPGA\_CAMP2024/Vitis/prj\_vivado/sobel\_opt/sobel\_opt.runs/design\_1\_auto\_ds\_0\_synth\_1/runme.log  
design\_1\_zynq\_0\_0\_ps\_e\_0\_0\_synth\_1: /home/.../FPGA\_CAMP2024/Vitis/prj\_vivado/sobel\_opt/sobel\_opt.runs/design\_1\_zynq\_0\_0\_ps\_e\_0\_0\_synth\_1/runme.log  
design\_1\_zynq\_0\_0\_ps\_e\_0\_0\_synth\_1: /home/.../FPGA\_CAMP2024/Vitis/prj\_vivado/sobel\_opt/sobel\_opt.runs/design\_1\_zynq\_0\_0\_ps\_e\_0\_0\_synth\_1/runme.log  
Run output will be captured here: /home/.../FPGA\_CAMP2024/Vitis/prj\_vivado/sobel\_opt/sobel\_opt.runs/impl\_1/runme.log  
(Fri Jul 12 22:07:01 2024) Launched app1  
Launch runs: Time (s): cpu = 00:00:44 ; elapsed = 00:02:43 . Memory (MB): peak = 9102.918 ; gain = 267.102 ; free physical = 166535 ; free virtual = 213039

Type a Tcl command here

25°C 多云

22:13 2024/7/12

2024SummerSchool/lab1\_sobel/

不安全 | 124.223.111.52:8502/tree/2024SummerSchool/lab1\_sobel

jupyter

Files Running Clusters Nbextensions

Select items to perform actions on them.

Upload New

	Name	Last Modified	File size
<input type="checkbox"/>	0		
<input type="checkbox"/>	2024SummerSchool / lab1_sobel		
<input type="checkbox"/>	..	几秒前	
<input type="checkbox"/>	image	6 天前	
<input type="checkbox"/>	sobel_part1.ipynb	6 天前	1.1 MB
<input type="checkbox"/>	sobel_part3.ipynb	6 天前	444 kB
<input type="checkbox"/>	sobel_opt.bit	几秒前	7.8 MB
<input type="checkbox"/>	sobel_opt.hwh	几秒前	386 kB
<input type="checkbox"/>	sobel_opt_kv260.bit	6 天前	7.8 MB
<input type="checkbox"/>	sobel_opt_kv260.hwh	6 天前	385 kB
<input type="checkbox"/>	sobel_part2_handcoded.md	6 天前	17.4 kB
<input type="checkbox"/>	sobel_part2_visionlib.md	6 天前	13.5 kB
<input type="checkbox"/>	sobel_xf_kv260.bit	6 天前	7.8 MB
<input type="checkbox"/>	sobel_xf_kv260.hwh	6 天前	315 kB

25°C 多云

22:24 2024/7/12

2:

### 2.1 Read the Image in JPG Format

```
In [2]: import cv2
import numpy as np
from matplotlib import pyplot as plt
img = cv2.imread("./image/cat.jpg")
print("original image size: {}".format(img.shape))
plt.imshow(img[:, :, ::-1])
```

original image size: (1200, 1920, 3)

Out[2]: <matplotlib.image.AxesImage at 0xa2761eb0>




## 2.2 Converting RGB to Grayscale

In the following, we convert the RGB image into a grayscale map to visualize the change of data dimension.

```
In [3]: gray = cv2.cvtColor(img, cv2.COLOR_BGR2GRAY)
print("gray image size: {}".format(gray.shape))
plt.imshow(gray, cmap='gray')
```

gray image size: (1200, 1920)

Out[3]: <matplotlib.image.AxesImage at 0xa2590358>



```
In [4]: import time
start_time = time.time()
sobel_x = cv2.Sobel(gray, cv2.CV_8U, 1, 0)
sobel_y = cv2.Sobel(gray, cv2.CV_8U, 0, 1)
sobel_res = np.clip(sobel_x + sobel_y, 0, 255)
end_time = time.time()
print("Time cost with Python: {}s".format(end_time - start_time))
fig_sobel3 = plt.figure()
fig_sobel3.set_figheight(4)
fig_sobel3.set_figwidth(15)


# gradient x
fig_1 = fig_sobel3.add_subplot(131)
fig_1.title.set_text('Gradient X')
plt.imshow(sobel_x, cmap='gray')

# gradient y
fig_2 = fig_sobel3.add_subplot(132)
fig_2.title.set_text('Gradient Y')
plt.imshow(sobel_y, cmap='gray')

# gradient
fig_3 = fig_sobel3.add_subplot(133)
fig_3.title.set_text('Gradient X + Y')
plt.imshow(sobel_res, cmap='gray')
```

Time cost with Python: 0.4433286190032959s


Out[4]: <matplotlib.image.AxesImage at 0xa2115ca0>



### 2.1.1 Load the Original Grayscale Image

```
In [1]: import cv2 as cv
        from matplotlib import pyplot as plt
        import numpy as np
        import time
        import copy
        gray = cv.imread("./image/cat1200x1200_128x128.png", cv.IMREAD_GRAYSCALE)
        plt.imshow(gray, cmap="gray")
```

Out[1]: <matplotlib.image.AxesImage at 0xa27ffd90>



### 2.1.2 Using `cv.Sobel()`

```
In [2]: # Apply Sobel filter to get the gradients in X and Y direction
# The Sobel operator calculates the gradient of the image intensity at each pixel

start_time_python = time.time()

Gx = cv.Sobel(gray, cv.CV_16U, 1, 0, ksize=3) # Gradient in X direction
Gy = cv.Sobel(gray, cv.CV_16U, 0, 1, ksize=3) # Gradient in Y direction

# Compute the gradient magnitude
G = np.sqrt(Gx**2 + Gy**2)
# Convert to 8-bit image for display
G_python = G.astype(np.uint8)

end_time_python = time.time()


time_python = end_time_python - start_time_python

print("Time cost with software: {}s".format(time_python))

plt.title("Sobel in OpenCV-Python")
plt.imshow(G_python, cmap="gray")
```

Time cost with software: 0.010274171829223633s

Out[2]: <matplotlib.image.AxesImage at 0xa26a6b08>



```
In [6]: dma = overlay.axi_dma_0
```

```
In [7]: import time

sobel.register_map.CTRL.AP_START = 1

start_time = time.time()


dma.sendchannel.transfer(input_buffer)
dma.recvchannel.transfer(output_buffer)
dma.sendchannel.wait() # wait for send channel
dma.recvchannel.wait() # wait for recv channel

end_time = time.time()

time_handcoded = end_time - start_time
print("Time cost with handcoded IP: {}s".format(time_handcoded))
# G_handcoded = copy.deepcopy(output_buffer.reshape(rows, cols))
G_handcoded = output_buffer.reshape(rows, cols)
plt.imshow(G_handcoded, cmap='gray')
```

Time cost with handcoded IP: 0.003655672073364258s

```
Out[7]: <matplotlib.image.AxesImage at 0xa1cb6dd8>
```






### 2.2.5 Reload the overlay to apply the changes

```
In [9]: overlay = Overlay("./sobel_opt_z2.bit")
dma = overlay.axi_dma_0
sobel = overlay.sobel_0

res = sobel.sobel3x3(input_buffer, output_buffer, rows, cols)

plt.imshow(res, cmap='gray')
```

Out[9]: <matplotlib.image.AxesImage at 0xa1f859d0>



### 2.3.4 Starting IP

The control signal is located at address 0x00, which we can write and read to control whether the IP start and listen is completed.

```
n [14]: import time

sobel.write(0x00, 0x01)
start_time = time.time()
while True:
    reg = sobel.read(0x00)
    if reg != 1:
        break
end_time = time.time()
time_visionLib = end_time - start_time

print("Time cost with vision library IP: {}s".format(end_time - start_time))
```


Time cost with vision library IP: 0.0010945796966552734s



The results have been written to the `output_buffer`, which we can view.

```
In [15]: G_visionLib = output_buffer_1.reshape(rows, cols) + output_buffer_2.reshape(rows, cols)
plt.subplot(131)
plt.title("Gx")
plt.imshow(G_python, cmap="gray")
plt.subplot(132)
plt.title("Gy")
plt.imshow(G_handcoded, cmap="gray")
plt.subplot(133)
plt.title("G visionLib")
plt.imshow(G_visionLib, cmap="gray")
```

Out[15]: <matplotlib.image.AxesImage at 0xa1c6fb80>



We can simply load the hand-Coded and vision library version of Sobel to compare the performance.

```
In [16]: import numpy as np
import matplotlib.pyplot as plt
import random

# prepare data
x_data = ['Sobel OpenCV-Python', 'Sobel Handwritten', 'Sobel Vision Library']
y_data = [time_python, time_handcoded, time_visionLib]

for i in range(len(x_data)):
    plt.bar(x_data[i], y_data[i])

for a, b in zip(x_data, y_data):
    plt.text(a, b, '%.4f' % b, ha='center', va='bottom', fontsize=11);

plt.title("Time used of different types")
plt.xlabel("Type")
plt.ylabel("Time(s)")

plt.show()
```

