

three_state_line_buffer Project Status (05/20/2022 - 17:18:01)			
<b>Project File:</b>	line_buffer.xise	<b>Parser Errors:</b>	No Errors
<b>Module Name:</b>	three_state_line_buffer	<b>Implementation State:</b>	Programming File Generated
<b>Target Device:</b>	xc3s200-4vq100	• <b>Errors:</b>	No Errors
<b>Product Version:</b>	ISE 13.4	• <b>Warnings:</b>	No Warnings
<b>Design Goal:</b>	Balanced	• <b>Routing Results:</b>	All Signals Completely Routed
<b>Design Strategy:</b>	Xilinx Default (unlocked)	• <b>Timing Constraints:</b>	
<b>Environment:</b>	System Settings	• <b>Final Timing Score:</b>	0 (Timing Report)

Device Utilization Summary				[-]
Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slices containing only related logic	0	0	0%	
Number of Slices containing unrelated logic	0	0	0%	
Number of bonded IOBs	4	63	6%	
Average Fanout of Non-Clock Nets	2.00			

Performance Summary			[-]
<b>Final Timing Score:</b>	0 (Setup: 0, Hold: 0)	<b>Pinout Data:</b>	Pinout Report
<b>Routing Results:</b>	All Signals Completely Routed	<b>Clock Data:</b>	Clock Report
<b>Timing Constraints:</b>			

Detailed Reports					[-]
Report Name	Status	Generated	Errors	Warnings	Infos
Synthesis Report	Current	Pt 20. maj 17:15:56 2022	0	0	0
Translation Report	Current	Pt 20. maj 17:17:28 2022	0	0	0
Map Report	Current	Pt 20. maj 17:17:31 2022	0	0	2 Infos (0 new)

Place and Route Report	Current	Pt 20. maj 17:17:34 2022	0	0	1 Info (0 new)
Power Report					
Post-PAR Static Timing Report	Current	Pt 20. maj 17:17:36 2022	0	0	6 Infos (0 new)
Bitgen Report	Current	Pt 20. maj 17:17:59 2022	0	0	1 Info (0 new)

Secondary Reports			[-]
Report Name	Status	Generated	
WebTalk Report	Current	Pt 20. maj 17:17:59 2022	
WebTalk Log File	Current	Pt 20. maj 17:18:01 2022	

**Date Generated:** 05/20/2022 - 17:18:01