



Regarding the usage of our schematics and alike documentation for Trenz module .


Project is protected under copyright and we strongly and strictly prohibit the reverse engineering or recreation, even if the design is just adapted or modified. TE0715 is protected under such right and in case of plagiarism we will have to do anything necessary in order to protect our assets.

Schematics and other handouts serve for informational purposes only!



Title:		TE0715 - Legal Notices Modules	
A4	Number:	TE0715 73E33-A	Rev. 05
Date:	2022-03-14	Copyright:	Trenz Electronic GmbH
Filename:			Page 1 of 20

TE0715-05



Title: TE0715 - System Overview		
A4	Number: TE0715 73E33-A	Rev. 05
Date: 2022-03-14	Copyright: Trenz Electronic GmbH	Page 2 of 20
Filename: Overview.SchDoc		

REV	Description	
-01	Initial revision	
-02		
-03		
-04		
-05	1. Revised power supply circuit: replaced obsolete parts U1, U2, U3,U8,U24, Q1 2. Added power supervisor BD39040MUF (U25). Signal PG_DDR_PWR renamed to PG_All (U25) and connected to system controller (U26.27) 3. Signal MIO8 (U5.E18) connected to system controller (U26.8) 4. Power supervisor U23 connected to 3.3VIN power rail (was 3.3V). Added protection diode D5 to U23.3 (#MR input) 5. Revised quantity of decoupling capacitors regarding Xilinx Spec (UG933, v1.13.1) 6. Auxiliary information has been added on Overview, Power_diagram, Legal_Notices pages 7. PCB: Revised layout of power supplies 8. PCB: Revised layout of Samtec B2B signals. The length of the tracks has been changed. Pinout of Samtec B2B connectors not affected 9. SCH & PCB: Full LIB update	VT

A

A

B

B

C

C


D

D




Title: TE0715 - Revision History		
A4	Number: TE0715 73E33-A	Rev. 05
Date: 2022-03-14	Copyright: Trenz Electronic GmbH	Page 3 of 20
Filename: Revision Changes.SchDoc		

A Power-on sequencing:



B Supported Voltage Ranges:

Power Rail	Direction	Range	Tolerance	Description	Note
VIN	IN	3.3 - 5V	+/-5%	Micromodule Power	-
3.3VIN	IN	3.3V	+/-5%	Micromodule Power	-
VCCIO13	IN	1.2 - 3.3V	+/-3%	HR IO Bank13	-
VCCIO34	IN	1.2 - 3.3V	+/-3%	HR IO Bank34	for XC7Z012/XC7Z015
VCCIO34	IN	1.2 - 1.8V	+/-3%	HP IO Bank34	for XC7Z030
VCCIO35	IN	1.2 - 3.3V	+/-3%	HR IO Bank35	for XC7Z012/XC7Z015
VCCIO35	IN	1.2 - 1.8V	+/-3%	HP IO Bank35	for XC7Z030
VBAT_IN	IN	3.0V	+/-3%	RTC	-
1.8V	OUT	1.8V	+/-3%	Power for Carrier	-
3.3V	OUT	3.3V	+/-3%	Power for Carrier	-
DDR_PWR	OUT	1.35V	+/-3%	Power for Carrier	-



Title: TE0715 - Power Diagram

A4 Number: TE0715
73E33-A

Rev. 05

Date: 2022-03-14 Copyright: Trenz Electronic GmbH


Page 4 of 20

Filename: Power_Diagram.SchDoc


FPGA-MISC	FPGA-POWER
FPGA-MISC.SchDoc	FPGA-POWER.SchDoc
B13	DDR3-RAM
B13.SchDoc	DDR3-RAM.SchDoc
B34	B2B_Connector
B34.SchDoc	B2B_Connector.SchDoc
B35	Clock
B35.SchDoc	Clock.SchDoc
MIO-BANKS	ETH-PHY
MIO-BANKS.SchDoc	ETH-PHY.SchDoc
MGT	USB-PHY
MGT.SchDoc	USB-PHY.SchDoc
DDR-BANK	POWER
DDR-BANK.SchDoc	POWER.SchDoc
POWER	POWER_2
POWER_2	POWER_2.SchDoc

Special notes:


Mount.Hole 3.2mm Mount.Hole 3.2mm



Mount.Hole 3.2mm Mount.Hole 3.2mm



GND FIDU-DOT - mini
FIDU-DOT - mini PM1 PM2
FIDU-DOT - mini FIDU-DOT - mini




PM4 PM5
FIDU-DOT - mini FIDU-DOT - mini
PM6 PM3
Serial Serial
Serialnumber 6,3 x 6,3mm


Assembly variant: 73E33-A
Created by: VT
Modified by: VT
Modified at: 2022-02-21




Title: TE0715 - Overview		
A4	Number: TE0715 73E33-A	Rev. 05
Date: 2022-03-14	Copyright: Trenz Electronic GmbH	Page 5 of 20
Filename: TE0715.SchDoc		




NOTE: B34 and B35 are HP Banks in 7030 Assembly with max 1.8V I/O Voltage




Z7015/Z7030: VCCIO13	0..3.3V		0..VCCIO13 (3.3V)
Z7015: VCCIO34	0..3.3V		0..VCCIO34 (3.3V)
Z7030: VCCIO34	0..1.8V		0..VCCIO34 (1.8V)
Z7015: VCCIO35	0..3.3V		0..VCCIO35 (3.3V)
Z7030: VCCIO35	0..1.8V		0..VCCIO35 (1.8V)
			MIO 500
			0..3.3V




Title: TE0715 - B2B_Connectors		
A4	Number: TE0715 73E33-A	Rev. 05
Date: 2022-03-14	Copyright: Trenz Electronic GmbH	Page 6 of 20
Filename: B2B_Connector.SchDoc		





A

A



HW Revision History

Revision	Pin "T16"	Pin "U16"
REV01	Floating	Floating
REV02	Floating	Floating
REV03	Floating	Floating
REV04	GND	Floating
REV05	Floating	GND

C

C

Title:

TE0715 - FPGA_B12

A4

Number: TE0715
73E33-ARev.
05

Date: 2022-03-14


Copyright: Trenz Electronic GmbH

Page 8 of 20


Filename: B13.SchDoc




A



A



Title: TE0715 - FPGA_B35		
A4	Number: TE0715 73E33-A	Rev. 05
Date: 2022-03-14	Copyright: Trenz Electronic GmbH	Page 10 of 20
Filename: B35.SchDoc		




Title: TE0715 - FPGA_MIO_BANKS

A4 Number: TE0715
73E33-A Rev. 05

Date: 2022-03-14 Copyright: Trenz Electronic GmbH

Page 11 of 20

Filename: MIO-BANKS.SchDoc



Title: TE0715 - FPGA_PS-DDR

A4 Number: TE0715
73E33-A Rev. 05

Date: 2022-03-14 Copyright: Trenz Electronic GmbH

Page 12 of 20

Filename: DDR-BANK.SchDoc

A

A

B



B

C

C

D

D




Title: TE0715 - FPGA_MGT		Rev. 05
A4	Number: TE0715 73E33-A	
Date: 2022-03-14	Copyright: Trenz Electronic GmbH	Page 13 of 20
Filename: MGT.SchDoc		

1

2

3

4



U51		
A8	GND	GND
A18	GND	P15
B5	GND	R6
B15	GND	R10
C2	GND	R12
C12	GND	R14
C22	GND	R16
D9	GND	T3
D19	GND	T4
E6	GND	T5
E16	GND	T6
F3	GND	T7
F13	GND	T13
G10	GND	U3
G20	GND	U10
H7	GND	U20
H13	GND	V1
H15	GND	V2
H17	GND	V3
J4	GND	V4
J10	GND	V6
J12	GND	V8
J14	GND	V11
K1	GND	W1
K9	GND	W7
K13	GND	W10
K15	GND	W14
K21	GND	Y1
L8	GND	Y3
L10	GND	Y5
L14	GND	Y9
L18	GND	Y10
M5	GND	Y11
M9	GND	Y21
M13	GND	AA1
M15	GND	AA6
N2	GND	AA10
N10	GND	AA18
N14	GND	AB1
N22	GND	AB4
P9	GND	AB8
P11	GND	AB10
P13	GND	AB15
	XC7Z030-3SBG485E	
	GND	



Title: TE0715 - FPGA_Power

A4 Number: TE0715
73E33-A

Rev. 05

Date: 2022-03-14 Copyright: Trenz Electronic GmbH

Page 14 of 20

Filename: FPGA-POWER.SchDoc



1

2

3


4

1 2 3 4



Title: TE0715 - Clock and RTC		
A4	Number: TE0715 73E33-A	Rev. 05
Date: 2022-03-14	Copyright: Trenz Electronic GmbH	Page 15 of 20
Filename: Clock.SchDoc		

1 2 3 4



A

A

B


B

C

C

D

D




Title: TE0715 - USB_PHY

A4 Number: TE0715
73E33-A Rev. 05

Date: 2022-03-14 Copyright: Trenz Electronic GmbH

Page 17 of 20

Filename: USB-PHY.SchDoc







renz
electronic

Title: TE0715 - DDR3_RAM

A4	Number: TE0715 73E33-A
Date:	2022-03-14
Filename:	DDR3-RAM.SchDoc

1 2 3 4

**B****A****B****C****C****C****D**

Title: TE0715 - Power

A4 Number: TE0715
73E33-A

Rev. 05

Date: 2022-03-14 Copyright: Trenz Electronic GmbH

Page 19 of 20


Filename: POWER.SchDoc

1 2 3 4

1 2 3 4


A

A




B

B



C

C



D

D



Title: TE0715 - Power		Rev. 05
A4	Number: TE0715 73E33-A	
Date: 2022-03-14	Copyright: Trenz Electronic GmbH	Page 20 of 20
Filename: POWER_2.SchDoc		

1 2 3 4