



SAM9X60 System-In-Package (SIP) MPU with up to 1 Gbit DDR2 SDRAM and up to 64 Mbits SDR-SDRAM

Scope

This document is an overview of the main features of the SAM9X60 SIP microprocessor. The sole reference documents for product information on the SAM9X60 and the DDR2/SDR-SDRAM memories are listed in Reference Documents.

Introduction

The SAM9X60 SIP integrates the ARM926EJ-S[™] Arm[®] Thumb[®] processor-based SAM9X60 MPU with up to 1-Gbit DDR2-SDRAM or 64-Mbit SDR-SDRAM in a single package.

By combining the SAM9X60 with DDR2/SDR-SDRAM in a single package, PCB routing complexity, area and number of layers are reduced in the majority of cases. This makes board design easier and more robust by facilitating design for EMI, ESD and signal integrity.

DDR2-SDRAM memory sizes and package options available:

• 512-Mbit and 1-Gbit DDR2-SDRAM, TFBGA233

SDR-SDRAM memory sizes and package options available:

• 64-Mbit SDRAM, TFBGA196

While the smallest option targets applications with a small OS or bare metal, the larger options are suitable for applications using $Linux^{®}$.

Reference Documents

Туре	Document Title	Available	Ref. No.
Data sheet	SAM9X60	www.microchip.com	DS60001579
Errata	SAM9X60 Device Silicon Errata and Data Sheet Clarification	www.microchip.com	DS80000846
Data sheet	8 Mwords × 4 Banks × 16 bits DDR2 SDRAM (512 Mbits)	www.winbond.com	W9751G6KB
Data sheet	8 Mwords × 8 Banks × 16 bits DDR2 SDRAM (1 Gbit)	www.winbond.com	W971GG6SB
Data sheet	1 Mword x 4 Banks x 16 bits SDR SDRAM (64 Mbits)	www.winbond.com	W9864G6KH

Features

- CPU
 - ARM926EJ-S Arm Thumb processor running up to 600 MHz
 - 32-Kbyte data cache, 32-Kbyte instruction cache, Memory Management Unit (MMU)
- Memories
 - One 160-Kbyte internal ROM
 - 64-Kbyte internal ROM embedding a secure bootloader program supporting boot on NandFlash, SDCard, SPI or QSPI Flash. Bootloader features selectable by OTP bits.
 - · 96-Kbyte ROM for NAND Flash BCH ECC table
 - DDR2-SDRAM memory up to 1 Gbit or 64-Mbit SDR-SDRAM memory, 16-bit data bus
 - One 64-Kbyte internal SRAM (SRAM0), single-cycle access at system speed
 - High Bandwidth Multi-port DDR2/LPDDR Controller (MPDDRC)
 - 8-bit External Bus Interface (EBI) supporting 8-bit NAND Flash connected on D16-D23
 - NAND Flash Controller, with up to 24-bit Programmable Multi-bit Error Correcting Code (PMECC)
 - One 11-Kbyte OTP memory for secure key storage with emulation mode (OTP bits are emulated by a 4-Kbyte SRAM (SRAM1))
- System Running up to 200 MHz
 - Power-on Reset cells, Reset Controller, Shutdown Controller, Periodic Interval Timer, Watchdog Timer running on internal low-power 32-kHz RC and Real Time Clock running on external crystal
 - Two internal trimmed RC oscillators: 32 kHz (low-power) and 12 MHz
 - Two selectable crystal oscillators: 32.768 kHz (low-power) and 8 to 50 MHz
 - One PLL for the system and one PLL optimized for USB high-speed operation (480 MHz)
 - One dual-port 16-channel DMA Controller (XDMAC)
 - Advanced Interrupt Controller (AIC) and Debug Unit (DBGU)
 - JTAG port with disable bit in OTP memory
 - Two programmable external clock signals
- Low Power Modes
 - Backup mode with RTC, eight 32-bit general purpose backup registers, and Shutdown Controller to control
 the external power supply
 - Clock Generator and Power Management Controller
 - Software-programmable Ultra-Low Power modes: Very Slow Clock Operating Mode (ULP0), and No-Clock Operating Mode (ULP1) with fast wake-up capabilities
 - Software programmable power optimization capabilities
- · Peripherals
 - LCD Controller with overlay, alpha-blending, rotation, scaling and color conversion. Up to 1024 x 768 resolution
 - 2D Graphics Controller supporting Fill BLT, Copy BLT, Transparent BLT, Blend/Alpha BLT, ROP4 BLT (Raster Operations) and Command Ring Buffer
 - ITU-R BT. 601/656, up to 12-bit Image Sensor Interface (ISI)
 - One USB Device High Speed, three USB Host High Speed with dedicated On-Chip Transceivers
 - Two 10/100 Mbps Ethernet Mac Controller
 - Two 4-bit Secure Digital MultiMedia Card Controller (SDMMC)
 - Two CAN Controllers
 - One Quad I/O SPI Controller
 - Two three-channel 32-bit Timer/Counters
 - One high resolution (64-bit) Periodic Interval Timer
 - One Synchronous Serial Controller
 - One Inter-IC Sound (I2S) Multi-Channel Controller (I2SMCC) with TDM support
 - One Audio Class D Controller with Single-Ended (SE) or Bridge Tied Load (BTL) connection to power stage
 - One four-channel 16-bit PWM Controller

- Thirteen FLEXCOMs (USART, SPI and TWI)
- One 12-channel 12-bit Analog-to-Digital Converter with 4/5 wires resistive touchscreen support
- · Hardware Cryptography
 - SHA (SHA1, SHA224, SHA256, SHA384, SHA512): compliant with FIPS PUB 180-2
 - AES: 256-, 192-, 128-bit key algorithm, compliant with FIPS PUB 197
 - TDES: two-key or three-key algorithms, compliant with FIPS PUB 46-3
 - True Random Number Generator (TRNG) compliant with NIST Special Publication 800-22 Test Suite and FIPS PUBs 140-2 and 140-3

I/O Ports

- Four 32-bit Parallel Input/Output Controllers
- Up to 112 programmable I/O Lines multiplexed with up to three peripheral I/Os
- Input change interrupt capability on each I/O line, optional Schmitt trigger input
- Individually programmable open-drain, pull-up and pull-down resistor, synchronous output
- General-purpose analog and digital inputs tolerant to positive and negative current injection

Package

- DDR2-SDRAM variant: 233-ball BGA, 14x14 mm², 0.8 mm pitch, optimized for standard class PCB layout (down to 2 layers)
- SDR-SDRAM variant: 196-ball BGA, 11x11 mm², 0.65 mm pitch, optimized for standard class PCB layout (down to 4 layers)
- Design for Low Electromagnetic Interference (EMI)
 - Slew rate controlled I/Os
 - DDR/SDR Phy with impedance-calibrated drivers
 - Spread spectrum PLLs
 - Careful BGA power/ground ball assignment to provide optimum decoupling capacitors placement
- · Operating Conditions
 - Ambient temperature range (T_A): -40°C to +85°C
 - Junction temperature range (T_{.I}): -40°C to +125°C

Table of Contents

Sco	pe	1
Intro	oduction	1
Ref	erence Documents	1
Fea	tures	2
1.	DDR2-SDRAM Features	6
2.	SDR-SDRAM Features	7
3.	Configuration Summary	
4.	Block Diagram	
5.	Chip Identifier	
6.	Package and Ballout	
	6.1. Packages	
7.	Memories	24
8.	Electrical Characteristics	
٠.	8.1. Decoupling	
	8.2. Power Sequences	
9.	Mechanical Characteristics	26
	9.1. 233-Ball TFBGA	
	9.2. 196-Ball TFBGA	30
10.	Ordering Information	34
11.	Revision History	35
	11.1. DS60001580C - 09/2021	
	11.2. DS60001580B - 02/2020	
	11.3. DS60001580A - 10/2019	35
The	Microchip Website	36
Pro	duct Change Notification Service	36
Cus	tomer Support	36
Pro	duct Identification System	37
Mic	rochip Devices Code Protection Feature	37
Leg	al Notice	38
Tra	demarks	38
	ality Management System	

Worldwide Sales and Service......40

1. DDR2-SDRAM Features

- Part Numbers:
 - 1-Gbit DDR2-SDRAM device (SAM9X60D1G-I): Winbond W971G16SG2-5I
 - 512-Mbit DDR2-SDRAM device (SAM9X60D5M-I): Winbond W975116KG2-5I
- Power Supply: DDRM VDD = 1.8V ±0.1V
- Double Data Rate Architecture: Two Data Transfers per Clock Cycle
- · CAS Latency: 3
- · Burst Length: 8
- · Bi-Directional, Differential Data Strobes (DQS and DQSN) are Transmitted/Received with Data
- Edge-Aligned with Read Data and Center-Aligned with Write Data
- · DLL Aligns DQ and DQS Transitions with Clock
- Differential Clock Inputs (CLK and CLKN)
- · Data Masks (DM) for Write Data
- · Commands Entered on Each Positive CLK Edge, Data and Data Mask are Referenced to Both Edges of DQS
- · Auto-Refresh and Self-Refresh Modes
- Precharged Power-Down and Active Power-Down
- · Write Data Mask
- Write Latency = Read Latency 1 (WL = RL 1)
- Interface: SSTL_18

2. **SDR-SDRAM Features**


- Part Number:
 - 64-Mbit SDR-SDRAM device (SAM9X60D6K-I): Winbond W986416KG-5I
- Power Supply: DDRM_VDD = 3.3V ±0.3V
- 1,048,576 Words x 4 Banks x 16 Bits Organization
- Self-Refresh Current: Standard and Low-Power
- CAS Latency: 2 and 3
- Burst Length: 1
- Sequential Burst
- Byte Data Controlled by LDQM, UDQM
- Controlled Precharge
- · Burst Read Operation
- 4K Refresh Cycles/16 ms

3. Configuration Summary

Feature	SAM9X60-D5M	SAM9X60-D1G	SAM9X60-D6K						
Package	TFBGA233, 14x14	TFBGA196, 11x11 mm², 0.65-mm pitch							
Embedded SDRAM	512-Mbit DDR2-SDRAM	1-Gbit DDR2-SDRAM	64-Mbit SDR-SDRAM						
DRAM Data Bus		16 bits							
Core		ARM926EJ @ 600MHz							
SRAM0 + SRAM1		64 Kbytes + 4 Kbytes							
L1 Cache (I + D)		32 Kbytes + 32 Kbytes							
External Bus I/F	NA	ND Flash connected on D16-	D23						
Camera I/F (ISI)		1x 12-bit							
EMAC 10/100	1x MII / RMII + 1x RMII								
USB		3x HS Transceivers 2x Host + 1x (H or D)							
CAN		2x							
LCD / GFX2D		24-bit RGB Up to 1024 x 768 @ 60 fps							
SDIO / SDCard / eMMC		2x (4-bit / up to 52 MHz)							
ADC	1x 12-bit ADC								
Serial I/F	13x FLEXCOM								
DDR QSPI	1x								
Audio Peripherals SSC / I2S /CLASSD		1/1/1							
Security	TDES	S / AES / SHA + Secure Boot	loader						

4. Block Diagram

Figure 4-1. SAM9X60 SIP Series Block Diagram



5. Chip Identifier

Table 5-1. SAM9X60 SIP Chip ID Registers

Chip Name	Memory Type	Memory Size	DBGU_CIDR	DBGU_EXID
SAM9X60D5M	DDR2-SDRAM	512 Mbits	0x819B35A1	0x0000001
SAM9X60D1G	DDR2-SDRAM	1 Gbit	or	0x0000010
SAM9X60D6K	SDR-SDRAM	64 Mbits	0x819B35A2	0x00000011

6. Package and Ballout

6.1 Packages

The SAM9X60 SIP is available in the packages listed in the following table.

Table 6-1. SAM9X60 SIP Packages

Package Name	Ball Count	Ball Pitch	Package Size	Memory Type
TFBGA233	233	0.80 mm	14 x 14 mm²	DDR2
TFBGA196	196	0.65 mm	11 x 11 mm²	SDRAM

6.2 Ballout

Figure 6-1. BGA233 Ballout




Figure 6-2. BGA196 Ballout




Table 6-2. Ball Description

				Prima	iry	Alter	nate		PIO Peripheral		Reset State
196-ball BGA	233-ball BGA	Power Rail	I/O Type	Signal	Dir	Signal	Dir	Func	Signal	Dir	Signal, Dir, PU, PD, HiZ, ST, SEC, FILTER
								Α	FLEXCOM0_IO0	I/O	
R1	L2	VDDIOP0	GPIO	PA0	I/O	_	_	В	FLEXCOM5_IO4	0	PIO, I, PU, ST
								С	FLEXCOM4_IO4	0	
M2	L3	VDDIOP0	GPIO	PA1	I/O	_	_	Α	FLEXCOM0_IO1	I/O	PIO, I, PU, ST
IVIZ	L3	VDDIOFO	GFIO	FAI	1/0	_	_	В	FLEXCOM4_IO5	0	FIO, I, FO, 31
								Α	FLEXCOM0_IO4	0	
N1	K2	VDDIOP0	GPIO	PA2	I/O	WKUP1	_	В	SDMMC1_DAT1	I/O	PIO, I, PU, ST
								С	E0_TX0	0	
								Α	FLEXCOM0_IO3	I/O	
L2	K3	VDDIOP0	GPIO	PA3	I/O	_	_	В	SDMMC1_DAT2	I/O	PIO, I, PU, ST
								С	E0_TX1	0	
								Α	FLEXCOM0_IO2	I/O	
M1	L1	VDDIOP0	GPIO	PA4	I/O	_	_	В	SDMMC1_DAT3	I/O	PIO, I, PU, ST
								С	E0_TXER	0	
DO	NO	\/DDIOD0	CDIO	DAG	1/0			Α	FLEXCOM1_IO0	I/O	DIO I DII CT
P2	N3	VDDIOP0	GPIO	PA5	I/O	_	_	В	CANTX1	0	PIO, I, PU, ST
10	N1	VDDIOP0	GPIO	PA6	I/O			Α	FLEXCOM1_IO1	I/O	DIO I DII CT
J2	IN I	VDDIOPU	GPIO	PAO	1/0	_	_	В	CANRX1	I	PIO, I, PU, ST
								Α	FLEXCOM2_IO0	I/O	
L3	P2	VDDIOP0	GPIO	PA7	I/O	_	_	В	FLEXCOM4_IO4	0	PIO, I, PU, ST
								С	FLEXCOM5_IO4	0	
								А	FLEXCOM2_IO1	I/O	
K1	P3	VDDIOP0	GPIO	PA8	I/O	_	_	В	FLEXCOM5_IO3	I/O	PIO, I, PU, ST
								С	FLEXCOM4_IO5	0	
	110) (DD10D0	0010	D4.0		MICHEO		А	DRXD	I	DIO I DII OT
F5	N2	VDDIOP0	GPIO	PA9	I/O	WKUP2	_	В	CANRX0	I	PIO, I, PU, ST
110		VERIORS	ODIO	5440		MICHES		Α	DTXD	0	DIO 1 DI 07
H2	M4	VDDIOP0	GPIO	PA10	I/O	WKUP3	_	В	CANTX0	0	PIO, I, PU, ST
								А	FLEXCOM4_IO1	I/O	
L1	G3	VDDIOP0	GPIO	PA11	I/O	_	_	В	SDMMC1_DAT0	I/O	PIO, I, PU, ST

DS60001580C-page 14

continu	ued										
				Prima	ary	Alterr	nate		PIO Peripheral		Reset State
196-ball BGA	233-ball BGA	Power Rail	I/O Type	Signal	Dir	Signal	Dir	Func	Signal	Dir	Signal, Dir, PU, PD, HiZ, ST, SEC, FILTER
14	04	VDDIODO	CDIO	DA40	1/0			А	FLEXCOM4_IO0	I/O	DIO I DII CT
J1	G4	VDDIOP0	GPIO	PA12	I/O	-	_	В	SDMMC1_CMD	I/O	PIO, I, PU, ST
114	04	VDDIODO	CDIO	DA42	1/0			А	FLEXCOM4_IO2	I/O	DIO I DII CT
H4	G1	VDDIOP0	GPIO	PA13	I/O	-	_	В	SDMMC1_CK	I/O	PIO, I, PU, ST
H1	G2	VDDIOP0	GPIO	PA14	I/O	_	_	А	FLEXCOM4_IO3	I/O	PIO, I, PU, ST
K2	K1	VDDIOP0	GPIO	PA15	I/O	_	_	Α	SDMMC0_DAT0	I/O	PIO, I, PU, ST
G2	J2	VDDIOP0	GPIO	PA16	I/O	_	_	Α	SDMMC0_CMD	I/O	PIO, I, PU, ST
K3	H4	VDDIOP0	GPIO	PA17	I/O	_	_	Α	SDMMC0_CK	I/O	PIO, I, PU, ST
G1	НЗ	VDDIOP0	GPIO	PA18	I/O	_	_	Α	SDMMC0_DAT1	I/O	PIO, I, PU, ST
M3	J1	VDDIOP0	GPIO	PA19	I/O	_	_	Α	SDMMC0_DAT2	I/O	PIO, I, PU, ST
F2	J4	VDDIOP0	GPIO	PA20	I/O	_	_	Α	SDMMC0_DAT3	I/O	PIO, I, PU, ST
								Α	TIOA0	I/O	
C1	B11	VDDIOP0	GPIO	PA21	I/O	-	_	В	FLEXCOM5_IO1	I/O	PIO, I, PU, ST
								Α	TIOA1	I/O	
E1	A10	VDDIOP0	GPIO	PA22	I/O	-	_	В	FLEXCOM5_IO0	I/O	PIO, I, PU, ST
								Α	TIOA2	I/O	
H3	C11	VDDIOP0	GPIO	PA23	I/O	-	-	В	FLEXCOM5_IO2	I/O	PIO, I, PU, ST
						 		Α	TCLK0	I	
D3	B10	VDDIOP0	GPIO	PA24	I/O		_	В	TK	I/O	PIO, I, PU, ST
								С	CLASSD_L0	0	
								Α	TCLK1	I	
F1	A9	VDDIOP0	GPIO	PA25	I/O		_	В	TF	I/O	PIO, I, PU, ST
								С	CLASSD_L1	0	
								A	TCLK2	ı	
H5	D10	VDDIOP0	GPIO	PA26	I/O	/	_	В	TD	0	PIO, I, PU, ST
								C	CLASSD_L2	0	
								A	TIOB0	I/O	
E2	D12	VDDIOP0	GPIO	PA27	I/O			В	RD	I I	PIO, I, PU, ST
	5.2	VDD.3. 0	51.15	17121	"	-		С	CLASSD_L3	0	- 110, 1, 1 0, 01
						_		A	TIOB1	I/O	
D1	A11	VDDIOP0	GPIO	PA28	I/O	WKUP4	_	В	RK	I/O	PIO, I, PU, ST
									INIX	1,0	

Package and Ballout

SAM9X60 SIP

continued											
				Prima	ary	Alter	nate		PIO Peripheral		Reset State
196-ball BGA	233-ball BGA	Power Rail	I/O Type	Signal	Dir	Signal	Dir	Func	Signal	Dir	Signal, Dir, PU, PD, HiZ, ST, SEC, FILTER
								Α	TIOB2	I/O	
J3	C10	VDDIOP0	GPIO	PA29	I/O	_	_	В	RF	I/O	PIO, I, PU, ST
								С	FLEXCOM2_IO7	I	
								Α	FLEXCOM6_IO0	I/O	
D2	H1	VDDIOP0	GPIO	PA30	I/O	_	_	В	FLEXCOM5_IO6	0	PIO, I, PU, ST
								С	E0_MDC	0	
								А	FLEXCOM6_IO1	I/O	
G3	H2	VDDIOP0	GPIO	PA31	I/O	_	_	В	FLEXCOM5_IO5	0	PIO, I, PU, ST
								С	E0_TXEN	0	
A3	В3	VDDANA	GPIO	PB0	I/O	WKUP5		Α	E0_RX0	I	DIO I DII CT
A3	ВЗ	VDDANA	GPIO	PB0	1/0	WKUPS	_	В	FLEXCOM2_IO4	0	PIO, I, PU, ST
De	D1	VDDANA	CDIO	PB1	I/O	_		Α	E0_RX1	I	DIO I DII CT
B6	וט	VDDANA	GPIO	PDI	1/0	_	_	В	FLEXCOM2_IO3	I/O	PIO, I, PU, ST
4.0	4.0	VDDANA	CDIO	DDO	1/0			Α	E0_RXER	I	DIO I DII CT
A6	A3	VDDANA	GPIO	PB2	I/O	_	_	В	FLEXCOM2_IO2	I/O	PIO, I, PU, ST
٨٢	D2	VDDANA	GPIO	PB3	I/O	WKUP6		Α	E0_RXDV	I	PIO, I, PU, ST
A5	D2	VDDANA	GPIO	PB3	1/0	WKUP6	_	В	FLEXCOM4_IO6	0	PIO, 1, PO, S1
Do	Го	VDDANA	CDIO	DD4	1/0			Α	E0_TXCK	I/O	DIO I DII CT
B3	E3	VDDANA	GPIO	PB4	I/O	_	_	В	FLEXCOM8_IO0	I/O	PIO, I, PU, ST
B1	E1	VDDANA	GPIO	PB5	I/O			Α	E0_MDIO	I/O	DIO I DII CT
ВІ	EI	VDDANA	GPIO	PB2	1/0	_	_	В	FLEXCOM8_IO1	I/O	PIO, I, PU, ST
B5	D3	VDDANA	GPIO	PB6	I/O	AD7		Α	E0_MDC	0	PIO, I, PU, ST
ВЭ	D3	VDDANA	GPIO	PB0	1/0	AD/	_	В	FLEXCOM0_IO7		PIO, I, PO, S1
A11	F4	VDDANA	GPIO	PB7	I/O	AD8	_	Α	E0_TXEN	0	PIO, I, PU, ST
E6	D5	VDDANA	GPIO	PB8	I/O	AD9	_	Α	E0_TXER	0	PIO, I, PU, ST
DO	B4	VDDANA	CDIO	PB9	I/O	A D40		Α	E0_TX0	0	DIO I DII CT
B9	В4	VDDANA	GPIO	ЬВЯ	1/0	AD10	_	В	PCK1	0	PIO, I, PU, ST
00	DE	VDDANA	CDIO	DD40	1/0	AD44		Α	E0_TX1	0	DIO I DII OT
C9	B5	VDDANA	GPIO	PB10	I/O	AD11	_	В	PCK0	0	PIO, I, PU, ST
040	OF	VDDANA	CDIO	DD44	1/0	A D0		Α	E0_TX2	0	DIO I DII CT
C10	C5	VDDANA	GPIO	PB11	I/O	AD0	_	В	PWM0	0	PIO, I, PU, ST

DS60001580C-page 15

continu	ued										
				Prima	ary	Altern	nate		PIO Peripheral		Reset State
196-ball BGA	233-ball BGA	Power Rail	I/O Type	Signal	Dir	Signal	Dir	Func	Signal	Dir	Signal, Dir, PU, PD, HiZ, ST, SEC, FILTER
C6	A2	VDDANA	GPIO	PB12	I/O	AD1	_	А	E0_TX3	0	PIO, I, PU, ST
	AZ	VDDANA	Grio	PDIZ	1/0	ADI		В	PWM1	0	FIO, 1, FO, 31
E9	A5	VDDANA	GPIO	PB13	I/O	AD2	_	Α	E0_RX2	I	PIO, I, PU, ST
LJ		VDDANA	GFIO		1/0	ADZ		В	PWM2	0	
C2	E4	VDDANA	GPIO	PB14	I/O	AD3	_	Α	E0_RX3	I	PIO, I, PU, ST
02	E4	VDDANA	GFIO	PD 14	1/0	ADS	_	В	PWM3	0	PIO, I, PO, 31
B11	C4	VDDANA	GPIO	PB15	I/O	AD4	_	А	E0_RXCK	I	PIO, I, PU, ST
D9	E2	VDDANA	GPIO	PB16	I/O	AD5	_	Α	E0_CRS	I	PIO, I, PU, ST
A9	A4	VDDANA	GPIO	PB17	I/O	AD6	_	Α	E0_COL	I	PIO, I, PU, ST
A4	D7	VDDANA	GPIO	PB18	I/O	WKUP7		Α	IRQ	I	DIO I DII ST
A4	UI	VDDANA	GPIU	PDIO	1/0	WKUP/	_	В	ADTRG	I	PIO, I, PU, ST
								А	QSCK	0	
B7	A7	VDDQSPI	GPIO	PB19	I/O		_	В	I2SMCC_CK	I/O	PIO, I, PU, ST
								С	FLEXCOM11_IO0	I/O	
								А	QCS	0	
A8	D9	VDDQSPI	GPIO	PB20	I/O		_	В	I2SMCC_WS	I/O	PIO, I, PU, ST
								С	FLEXCOM11_IO1	I/O	
								Α	QIO0	I/O	
В8	A8	VDDQSPI	GPIO	PB21	I/O		_	В	I2SMCC_DIN0	I	PIO, I, PU, ST
								С	FLEXCOM12_IO0	I/O	
								Α	QIO1	I/O	
C8	В8	VDDQSPI	GPIO	PB22	I/O		_	В	I2SMCC_DOUT0	0	PIO, I, PU, ST
								С	FLEXCOM12_IO1	I/O	
1-								А	QIO2	I/O	
A7	C7	VDDQSPI	GPIO	PB23	I/O	-	_	В	I2SMCC_MCK	0	PIO, I, PU, ST
D8	В9	VDDQSPI	GPIO	PB24	I/O	_	_	Α	QIO3	I/O	PIO, I, PU, ST
								Α	NRST_OUT	0	
A2	В7	VDDIOP0	GPIO	PB25	I/O	WKUP8	_	В	NTRST	I	NRST_OUT, O, PD
								Α	LCDDAT0	0	
M4	U8	VDDIOP1	GPIO	PC0	I/O	_	_	В	ISI_D0	1	PIO, I, PU, ST
								С	FLEXCOM7_IO0	I/O	

SAM9X60 SIP Package and Ballout

continu	ued										
				Prima	ary	Alter	nate		PIO Peripheral		Reset State
196-ball BGA	233-ball BGA	Power Rail	I/O Type	Signal	Dir	Signal	Dir	Func	Signal	Dir	Signal, Dir, PU, PD, HiZ, ST, SEC, FILTER
								А	LCDDAT1	0	
P4	U3	VDDIOP1	GPIO	PC1	I/O	_	_	В	ISI_D1	I	PIO, I, PU, ST
								С	FLEXCOM7_IO1	I/O	
								Α	LCDDAT2	0	
N3	T4	VDDIOP1	GPIO	PC2	I/O	-	_	В	ISI_D2	I	PIO, I, PU, ST
								С	TIOA3	I/O	
								Α	LCDDAT3	0	
P5	T1	VDDIOP1	GPIO	PC3	I/O	_	_	В	ISI_D3	I	PIO, I, PU, ST
								С	TIOB3	I/O	
								А	LCDDAT4	0	
L5	R5	VDDIOP1	GPIO	PC4	I/O	_	_	В	ISI_D4	1	PIO, I, PU, ST
								С	TCLK3	1	
								A	LCDDAT5	0	
R4	U4	VDDIOP1	GPIO	PC5	I/O	_	_ _	В	ISI_D5	I	PIO, I, PU, ST
								С	TIOA4	I/O	
								Α	LCDDAT6	0	
M6	Т7	VDDIOP1	GPIO	PC6	I/O	_	_	В	ISI_D6	1	PIO, I, PU, ST
								С	TIOB4	I/O	
								A	LCDDAT7	0	
Т3	R2	VDDIOP1	GPIO	PC7	I/O	_	_	В	ISI_D7		PIO, I, PU, ST
, ,			J. 12		"-			С	TCLK4	i	, ,
								A	LCDDAT8	0	
N8	U7	VDDIOP1	GPIO	PC8	I/O	_	_	В	ISI_D8	ı	PIO, I, PU, ST
110	01	VDDIOI 1	0110	1 00	1/0			С	FLEXCOM9_IO0	I/O	- 110, 1, 1 0, 01
								A	LCDDAT9	0	
T4	R1	VDDIOP1	GPIO	PC9	I/O		_	В	ISI_D9	I	PIO, I, PU, ST
17	IXI	VDDIOI	GFIO	F 03	1/0			С	FLEXCOM9_IO1	I/O	- 10, 1, 1 0, 01
								A	LCDDAT10	0	
P6	Т8	VDDIOP1	GPIO	PC10	I/O			В	ISI_D10	1	DIO I DII ST
PU	10	VDDIOFI	GFIO	PCIU	1/0		_	С	PWM0	0	PIO, I, PU, ST
								C	FVVIVIU	U	

continu	ued										
				Prima	iry	Alter	nate		PIO Peripheral		Reset State
196-ball BGA	233-ball BGA	Power Rail	I/O Type	Signal	Dir	Signal	Dir	Func	Signal	Dir	Signal, Dir, PU, PD, HiZ, ST, SEC, FILTER
								Α	LCDDAT11	0	
M11	Т3	VDDIOP1	GPIO	PC11	I/O	-	_	В	ISI_D11	ı	PIO, I, PU, ST
								С	PWM1	0	
								А	LCDDAT12	0	
R5	T5	VDDIOP1	GPIO	PC12	I/O	-	_	В	ISI_PCK	I	PIO, I, PU, ST
								С	TIOA5	I/O	
								А	LCDDAT13	0	
M13	R4	VDDIOP1	GPIO	PC13	I/O	_	_	В	ISI_VSYNC	ı	PIO, I, PU, ST
								С	TIOB5	I/O	
								Α	LCDDAT14	0	
T5	U2	VDDIOP1	GPIO	PC14	I/O	_	_	В	ISI_HSYNC	I	PIO, I, PU, ST
								С	TCLK5	I	
								Α	LCDDAT15	0	
L12	U5	VDDIOP1	GPIO	PC15	I/O	_	_	В	ISI_MCK	0	PIO, I, PU, ST
								С	PCK0	0	
								Α	LCDDAT16	0	
R6	R10	VDDIOP1	GPIO	PC16	I/O	_		В	E1_RXER	I	PIO, I, PU, ST
								С	FLEXCOM10_IO0	I/O	
								Α	LCDDAT17	0	
N14	R8	VDDIOP1	GPIO	PC17	I/O	_	_	В	FLEXCOM1_IO7	ı	PIO, I, PU, ST
								С	FLEXCOM10_IO1	I/O	
								Α	LCDDAT18	0	
Т6	R7	VDDIOP1	GPIO	PC18	I/O	_	_	В	E1_TX0	0	PIO, I, PU, ST
								С	PWM0	0	
								A	LCDDAT19	0	
L14	P6	VDDIOP1	GPIO	PC19	I/O	_	_	В	E1_TX1	0	PIO, I, PU, ST
								C	PWM1	0	
								A	LCDDAT20	0	
P8	T14	VDDIOP1	GPIO	PC20	I/O	_	_	В	E1_RX0	ı	PIO, I, PU, ST
									PWM2	0	- 10, 1, 20, 31
						4		С			

Packa
ge and
II ⊞
a
∥ ഉ
_

SAM9X60 SIP

contin	ued															
				Prima	ary	Altern	nate		PIO Peripheral		Reset State					
196-ball BGA	233-ball BGA	Power Rail	I/O Type	Signal	Dir	Signal	Dir	Func	Signal	Dir	Signal, Dir, PU, PD, HiZ, ST, SEC, FILTER					
								А	LCDDAT21	0						
M8	P8	VDDIOP1	GPIO	PC21	I/O	_	-	В	E1_RX1	I	PIO, I, PU, ST					
								С	PWM3	0						
D7	D44	VDDIOD4	CDIO	DC00	1/0			А	LCDDAT22	0	DIO I DII CT					
R7	R14	VDDIOP1	GPIO	PC22	I/O	_	_	В	FLEXCOM3_IO0	I/O	PIO, I, PU, ST					
N444	то	\/DDIOD4	ODIO	B000	1/0			Α	LCDDAT23	0	DIO I DII OT					
M14	Т9	VDDIOP1	GPIO	PC23	I/O	_	_	В	FLEXCOM3_IO1	I/O	PIO, I, PU, ST					
D0	1144	\/DDIOD4	ODIO	D004	1/0	MICHEO		Α	LCDDISP	0	DIO I DII OT					
R8	U14	VDDIOP1	GPIO	PC24	I/O	WKUP9	_	В	FLEXCOM3_IO4	0	PIO, I, PU, ST					
140	DE	VDDIOB1	ODIO	DOOF	1/0	MICHERAG		Α	-	-	DIO I DII OT					
M9	P5	VDDIOP1	GPIO	PC25	I/O	WKUP10	WKUP10 –	В	FLEXCOM3_IO3	I/O	PIO, I, PU, ST					
то	D42	VDDIOD4	CDIO	DCCC	I/O	D000 1/0	1/0				А	LCDPWM	0	DIO I DII CT		
Т8	R13	VDDIOP1	GPIO	PC26		-	_	В	FLEXCOM3_IO2	I/O	PIO, I, PU, ST					
					7 1/0 -	I/O				Α	LCDVSYNC	0				
N9	U9	VDDIOP1	GPIO	PC27			I/O	I/O	I/O	I/O	_	-	В	E1_TXEN	0	PIO, I, PU, ST
									С	FLEXCOM1_IO4	0					
					I/O						А	LCDHSYNC	0			
P11	P13	VDDIOP1	GPIO	PC28		I/O	I/O	I/O	I/O	_		В	E1_CRSDV	1	PIO, I, PU, ST	
								С	FLEXCOM1_IO3	I/O						
								Α	LCDDEN	0	PIO, I, PU, ST					
N12	P9	VDDIOP1	GPIO	PC29	I/O	_	_	В	E1_TXCK	I/O						
								С	FLEXCOM1_IO2	I/O						
								Α	LCDPCK	0						
T7	T13	VDDIOP1	GPIO	PC30	I/O	_	_	В	E1_MDC	0	PIO, I, PU, ST					
								С	FLEXCOM3_IO7	ı						
								Α	FIQ	ı						
P15	U13	VDDIOP1	GPIO	PC31	I/O	WKUP11	_	В	E1_MDIO	I/O	PIO, I, PU, ST					
							С	PCK1	0							
P16	L17	VDDNF	GPIO	PD0	I/O	_	_	Α	NANDOE	0	PIO, I, PU, ST					
R16	H15	VDDNF	GPIO	PD1	I/O	_	_	Α	NANDWE	0	PIO, I, PU, ST					
N16	K17	VDDNF	GPIO	PD2	I/O	_	_	Α	A21/NANDALE	0	A21,O, PD, ST					

				Primar	у	Altern	ate		PIO Peripheral		Reset State	
196-ball BGA	233-ball BGA	Power Rail	I/O Type	Signal	Dir	Signal	Dir	Func	Signal	Dir	Signal, Dir, PU PD, HiZ, ST, SEC, FILTER	
L15	J16	VDDNF	GPIO	PD3	I/O	-	-	А	A22/NANDCLE	0	A22,O, PD	
L16	J17	VDDNF	GPIO	PD4	I/O	-	_	А	NCS3/NANDCS	0	PIO, I, PU, ST	
M15	K14	VDDNF	GPIO	PD5	I/O	-	-	А	NWAIT	I	PIO, I, PU, ST	
G15	C17	VDDNF	GPIO	PD6	I/O	_	-	А	D16	I/O	PIO, I, PU, S	
H12	K16	VDDNF	GPIO	PD7	I/O	_	-	А	D17	I/O	PIO, I, PU, S	
F16	D16	VDDNF	GPIO	PD8	I/O	_	-	А	D18	I/O	PIO, I, PU, S	
J15	J14	VDDNF	GPIO	PD9	I/O	_	-	А	D19	I/O	PIO, I, PU, S	
F15	E17	VDDNF	GPIO	PD10	I/O	_	_	Α	D20	I/O	PIO, I, PU, S	
M16	E15	VDDNF	GPIO	PD11	I/O	_	-	Α	D21	I/O	PIO, I, PU, S	
J13	E16	VDDNF	GPIO	PD12	I/O	_	-	Α	D22	I/O	PIO, I, PU, S	
H14	D17	VDDNF	GPIO	PD13	I/O	_	-	Α	D23	I/O	PIO, I, PU, S	
H15	F14	VDDNF	GPIO	PD14	I/O	_	-	А	D24	I/O	PIO, I, PU, S	
H13	H14	VDDNF	GPIO	PD15	I/O	_	_	Α	D25	I/O	A20, O, PD	
1113	1114	VDDINI	Oi 10	1 013	1/0			В	A20	0	A20, O, 1 L	
J14	H16	VDDNF	GPIO	PD16	I/O	016 I/O	_	_	Α	D26	I/O	A23, O, P[
314	1110	VDDINI	Oi 10	1 010	1/0			В	A23 O	A25, 0, 1 L		
J16	H17	VDDNF	GPIO	PD17 I/O	GPIO PD17	I/O	WKUP12	_	Α	D27	I/O	A24, O, PE
310	1117	VDDINI	GI IO	1017	1/0	WIXOI 12		В	A24	0	724, 0, 1 L	
J12	G15	VDDNF	GPIO	PD18	DD19	I/O	WKUP13	_	Α	D28	I/O	A25, O, PI
012	010	VDDINI	GI IO	1 010	1/0	WIXOI 15		В	A25	0	A23, O, 1 L	
K16	G16	VDDNF	GPIO	PD19	I/O	_	_	Α	D29	I/O	PIO, I, PU, S	
KIO	Gio	VDDNI	GFIO	FD19	1/0	_		В	NCS2	0	F10, 1, F0, C	
K15	K15	VDDNF	GPIO	PD20	I/O	_		Α	D30	I/O	PIO, I, PU, ST	
KIJ	KIS	VDDINI	GFIO	F D20	1/0	_	_	В	NCS4	0	F10, 1, F0, C	
H16	G17	VDDNF	GPIO	PD21	I/O			A	D31	I/O		
1110	GII	VDDM	GFIO	FDZT	1/0	_	_	В	NCS5	0	PIO, I, PU, ST	
A15	C8	VDDIOM	_	DDR_CAL	I/O	-	-	_	-	_	I	
D12	A14	VDDIOM	-	DDR_VREF	I/O	-	-	_	_	_	I	
D5	B1	VDDANA	_	ADVREFP	I	-	-	_	-	_	I	
C5	C1	VDDANA	_	ADVREFN	I	-	-	_	-	-	I	
P12	P17	VDDIN33	_	RTUNE	I/O	_	_	_	-	_	ı	

SAM9X60 SIP Package and Ballout

contin	ued										
				Prima	ıry	Alter	nate		PIO Peripheral		Reset State
196-ball BGA	233-ball BGA	Power Rail	I/O Type	Signal	Dir	Signal	Dir	Func	Signal	Dir	Signal, Dir, PU, PD, HiZ, ST, SEC, FILTER
T12	T15	VDDIN33	-	HHSDPA	I/O	DHSDP	-	_	_	-	O, PD
R12	U16	VDDIN33	-	HHSDMA	I/O	DHSDM	-	_	_	-	O, PD
T13	T17	VDDIN33	-	HHSDPB	I/O	_	-	_	_	_	O, PD
T14	R17	VDDIN33	-	HHSDMB	I/O	_	-	-	_	_	O, PD
T15	P16	VDDIN33	-	HHSDPC	I/O	_	-	-	-	-	O, PD
R14	P15	VDDIN33	_	HHSDMC	I/O	_	-	-	_	-	O, PD
T11	L16	VDDBU	_	WKUP0	I	_	-	_	_	_	I, ST
R11	N17	VDDBU	_	SHDN	0	_	_	_	_	_	O, PD
P9	N14	VDDBU	_	JTAGSEL	I	_	_	_	_	_	I, PD
R3	P12	VDDIOP0	_	TCK	I	_	-	_	-	_	I, ST
F3	L15	VDDIOP0	_	TDI	ı	_	_	_	_	_	I, ST
B4	N15	VDDIOP0	_	TDO	0	_	-	_	_	_	0
E3	N16	VDDIOP0	_	TMS	ı	_	_	_	_	_	I, ST
T2	N4	VDDIOP0	_	RTCK	0	_	_	_	_	_	0
P1	P1	VDDIOP0	_	NRST	I	_	_	_	_	_	I, PU, ST
Т9	U10	VDDBU	_	XIN32	ı	_	_	_	_	_	I
R9	T10	VDDBU	_	XOUT32	I/O	_	-	_	_	_	0
R10	T11	VDDIN33	_	XIN	I	_	_	_	_	-	I
T10	U11	VDDIN33	-	XOUT	I/O	_	-	_	_	-	0
F11, F12, G14	D11, E14, G14	VDDIOM	power	-	-	-	-	-	-	_	-

SAM9X60 SIP

contin	ued										
				Prima	ıry	Alter	nate	PIO Peripheral			Reset State
196-ball BGA	233-ball BGA	Power Rail I/O Type	Signal	Dir	Signal	Dir	Func	Signal	Dir	Signal, Dir, PU, PD, HiZ, ST, SEC, FILTER	
	A1, U1, B2, T2, F3, J3,										
	R3, D4, P4,										
	E5, L5, M5,										
	N5, E6, F6,										
	G6, M6, N6,										
	E7, F7, H8,										
A1, T1, N2,	J8, K8, C9,										
G5, K5, E7, M7, H8, J8, H9, J9, E10, G12, K12, B13, N15, A16, T16	R9. H10.	GND	ground	_	_	_	_	_	_	_	_
K14	M15	VDDNF	power	_	_	_	-	_	_	_	_
J4, J5	K4, L4, F5	VDDIOP0	power	_	_	_	_	_	-	-	_
N5	M3	VDDIOP1	power	_	_	_	_	_	_	_	_
P7	R6	VDDBU	power	_	_	_	-	_	-	-	_
E4	C2	VDDANA	power	_	_	_	-	-	_	-	_
C4	C3	GNDANA	ground	-	_	_	-	_	-	-	_
P10	P11	VDDOUT25	output	_	_	_	_	_	-	-	_
L11, P13	R12, N11	VDDIN33	power	_	_	_	-	_	_	_	_
M10, R13	P7, N7	GNDIN33	ground	_	_	_	-	_	_	_	_

DS60001580C-page 23

contin	continued										
				Primary		Alternate		PIO Peripheral			Reset State
196-ball BGA	233-ball BGA	Power Rail	I/O Type	Signal	Dir	Signal	Dir	Func	Signal	Dir	Signal, Dir, PU, PD, HiZ, ST, SEC, FILTER
E8, F6, L6	G5, D6, L6, M7, D8	VDDCORE	power	_	_	_	_	_	-	_	-
C7	C6	VDDQSPI	power	_	_	_	_	-	_	_	_
B10, B12, B14, C12, C15, D14, E14, F14	D15, C16, B17, E11, E12, D13, F13, G13, C14, B15, A16	DDRM_VDD	power	-	_	-	-	-	-	-	-
A10, A13, A14, C11, C16, D16, E15, G16	F15, F11, C12, F12, G12, E13, D14, C15, B16, A17	DDRM_VSS	ground	_	_	-	_	-	-	_	-
E11, C13, E13, D15, B16, E16, A12	_	-	NC	-	_	_	_	_	-	-	_

7. **Memories**

The SAM9X60 SIP is available with up to 1 Gbit of DDR2-SDRAM memory, and with up to 64 Mbits of SDR-SDRAM memory. For the features of these memories, see 1. DDR2-SDRAM Features and 2. SDR-SDRAM Features.

For power consumption, electrical characteristics and timings of these memories, refer to the data sheets referenced below on the manufacturer's website.

Table 7-1. Memory Data Sheet References

Memory Type	Density	Manufacturer Packaged PN	Data Sheet Reference Number
DDR2-SDRAM	512 Mbits	Winbond W9751G6KB25I	W9751G6KB
DDR2-SDRAW	1 Gbit	Winbond W971GG6SB25I	W971GG6SB
SDR-SDRAM	64 Mbits	Winbond W9864G6KH	W9864G6KH (Speed Grade 5I)

8. Electrical Characteristics

8.1 Decoupling

100 nF (min) decoupling capacitors must be added on each power supply pin, as close as possible to the device.

8.2 Power Sequences


The DDRM_VDD power rail must be connected to VDDIOM (1.8V or 3.3V) on the PCB. Refer to the section "Recommended Power Supply Sequencing" in the SAM9X60 data sheet (see Reference Documents).

9. Mechanical Characteristics

9.1 233-Ball TFBGA

233-Ball Thin Fine Pitch Ball Grid Array (4FB) - 14x14 mm Body [TFBGA]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-21501 Rev A Sheet 1 of 2

233-Ball Thin Fine Pitch Ball Grid Array (4FB) - 14x14 mm Body [TFBGA]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



		Units	MILLIMETERS			
	Dimension	Limits	MIN	NOM	MAX	
Number of Terminals		N		233		
Pitch		е	e 0.80 BSC			
Overall Height		Α	-	-	1.20	
Standoff		A1	0.27	0.32	0.37	
Overall Length		D		14.00 BSC		
Overall Ball Pitch		D1		12.80 BSC		
Overall Width		Е	14.00 BSC			
Overall Ball Pitch E1 12			12.80 BSC			
Terminal Width		b	0.38	0.40	0.48	


- Terminal A1 visual index feature may vary, but must be located within the hatched area.
 Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.

 REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21501 Rev A Sheet 2 of 2

233-Ball Thin Fine Pitch Ball Grid Array (4FB) - 14x14 mm Body [TFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	Dimension Limits			MAX
Contact Pitch	Е		0.80 BSC	
Contact Pad Spacing	C1		12.80	
Contact Pad Spacing	C2		12.80	
Contact Pad Width (Xnn)	X1			0.35

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-23501 Rev A

Table 9-1. 233-Ball TFBGA Package Characteristics

Table 9-2. Device and 233-Ball TFBGA Package Weight

Device	Weight (mg)
SAM9X60D5M	394
SAM9X60D1G	399

Table 9-3. Package Reference

JEDEC Drawing Reference	NA
J-STD-609 Classification	e8


Table 9-4. 233-Ball TFBGA Package Information

Ball Land	0.45 ± 0.05 mm
Nominal Ball Diameter	0.4 mm
Solder Mask Opening	0.35 ± 0.03 mm
Solder Mask Definition	SMD
Solder	SAC105

9.2 196-Ball TFBGA

196-Lead Thin Fine Pitch Ball Grid Array (4GB) - 11x11x1.2 mm Body [TFBGA]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-21507 Rev A Sheet 1 of 2

196-Lead Thin Fine Pitch Ball Grid Array (4GB) - 11x11x1.2 mm Body [TFBGA]

For the most current package drawings, please see the Microchip Packaging Specification located at Note: http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N	196		
Pitch	е	0.65 BSC		
Overall Height	Α	1.20		
Standoff	A1	0.22 - 0.32		
Substraight Thickness	S	0.26 REF		
Mold Cap Height	М	0.53 REF		
Overall Length	D	11.00 BSC		
Overall Terminal Pitch	D1	9.75 BSC		
Overall Width	Е	11.00 BSC		
Overall Terminal Pitch	E1	9.75 BSC		
Terminal Diameter	b	0.32 - 0.42		

Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
 Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only, displayed in parentheses.

Microchip Technology Drawing C04-21507 Rev A Sheet 2 of 2

196-Lead Thin Fine Pitch Ball Grid Array (4GB) - 11x11x1.2 mm Body [TFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е		0.65 BSC	
Contact Pad Spacing	C1		9.75	
Contact Pad Spacing	C2		9.75	
Contact Pad Width (X196)	Х			0.45
Space Between Contact Pads	G	0.20		

Notes:

Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-23507 Rev B

Table 9-5. 196-Ball TFBGA Package Characteristics

Moisture Sensitivity Level	3

Table 9-6. Device and 196-Ball TFBGA Package Weight

Device	Weight (mg)
SAM9X60D6K	251

Table 9-7. Package Reference

JEDEC Drawing Reference	NA
J-STD-609 Classification	e8

Table 9-8. 196-Ball TFBGA Package Information

Ball Land	0.4 ± 0.05 mm
Nominal Ball Diameter	0.35 mm
Solder Mask Opening	0.30 ± 0.03 mm
Solder Mask Definition	SMD
Solder	SAC105

10. Ordering Information

Table 10-1. Ordering Information

Ordering Code	Memory Type	Memory Size	Package	Carrier Type	Operating Temperature Range
SAM9X60D5M-I/4FB	DDR2-SDRAM	512 Mbits	TFBGA233	Tray	-40°C to +85°C
SAM9X60D5MT-I/4FB	DDR2-SDRAM	512 Mbits	TFBGA233	Tape and reel	-40°C to +85°C
SAM9X60D1G-I/4FB	DDR2-SDRAM	1 Gbit	TFBGA233	Tray	-40°C to +85°C
SAM9X60D1GT-I/4FB	DDR2-SDRAM	1 Gbit	TFBGA233	Tape and reel	-40°C to +85°C
SAM9X60D6K-I/4GB	SDR-SDRAM	64 Mbits	TFBGA196	Tray	-40°C to +85°C
SAM9X60D6KT-I/4GB	SDR-SDRAM	64 Mbits	TFBGA196	Tape and reel	-40°C to +85°C

11. Revision History

11.1 DS60001580C - 09/2021

Section	Changes
Chip Identifier	Updated table SAM9X60 SIP Chip ID Registers with additional chip ID value (0x819B35A2)

11.2 DS60001580B - 02/2020

Section	Changes	
Reference Documents	Corrected hyperlink to SAM9X60 data sheet	
DDR2-SDRAM Features	Added memory part numbers	
SDR-SDRAM Features	Added memory part number Updated Burst Length feature	
Block Diagram	Updated SAM9X60 SIP Series Block Diagram	

11.3 DS60001580A - 10/2019

Changes	
First issue.	

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:


- · Distributor or Representative
- · Local Sales Office
- Embedded Solutions Engineer (ESE)
- · Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Product Identification System

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



Architecture:	SAM9X60	= ARM926EJ-S Arm Thumb CPU
	D5M	= 512-Mbit DDR2-SDRAM
Memory Type and Size:	D1G	= 1-Gbit DDR2-SDRAM
	D6K	= 64-Mbit SDR-SDRAM
Carrier Type:	Blank	= Standard packaging (tray)
	Т	= Tape and Reel
Temperature Range:	I	= -40°C to +85°C (industrial)
Package:	4FB	= TFBGA233
	4GB	= TFBGA196

Examples:

- SAM9X60D5M-I/4FB: ARM926EJ-S Arm Thumb CPU, 512-Mbit DDR2-SDRAM, standard packaging, industrial temperature, 233-ball, TFBGA package
- SAM9X60D6KT-I/4GB: ARM926EJ-S Arm Thumb CPU, 64-Mbit SDR-SDRAM, tape and reel, industrial temperature, 196-ball, TFBGA package

Notes:

- Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
- Small form-factor packaging options may be available. Please check www.microchip.com/packaging for smallform factor package availability, or contact your local Sales Office.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

DS60001580C-page 37 **Datasheet** © 2021 Microchip Technology Inc.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2021, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-5224-8941-2

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamlQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
2355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
ГеІ: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
Fax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
Technical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
www.microchip.com/support	China - Chongqing	Japan - Osaka	Finland - Espoo
Web Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
www.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
Atlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
Ouluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
el: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
ax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
Austin, TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
Tel: 512-257-3370	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
Boston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Vestborough, MA	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400
Tel: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
ax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
Chicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
tasca, IL	China - Shanghai	Singapore	Tel: 49-89-627-144-0
el: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
Fax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
)allas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
Addison, TX	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
el: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
Fax: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan
Detroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
lovi, MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
el: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
louston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
el: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
ndianapolis	China - Xiamen	101. 04-20-0440-2100	Tel: 31-416-690399
loblesville, IN	Tel: 86-592-2388138		Fax: 31-416-690340
el: 317-773-8323	China - Zhuhai		Norway - Trondheim
Eax: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
el: 317-536-2380	Tel. 00-730-3210040		Poland - Warsaw
os Angeles			Tel: 48-22-3325737
Mission Viejo, CA			Romania - Bucharest
el: 949-462-9523			Tel: 40-21-407-87-50
Fax: 949-462-9608			
			Spain - Madrid Tel: 34-91-708-08-90
el: 951-273-7800			
Raleigh, NC			Fax: 34-91-708-08-91
el: 919-844-7510			Sweden - Gothenberg
lew York, NY			Tel: 46-31-704-60-40
el: 631-435-6000			Sweden - Stockholm
San Jose, CA			Tel: 46-8-5090-4654
el: 408-735-9110			UK - Wokingham
el: 408-436-4270			Tel: 44-118-921-5800
anada - Toronto			Fax: 44-118-921-5820
Геl: 905-695-1980			
Fax: 905-695-2078			