

Contents

1	Introduction	4
1.1	Intention of project	4
1.2	Goals and success criteria of project	4
1.3	Definitions, Acronyms and abbreviations	5
1.4	Literature reference	5
2	AUTOSAR	6
2.1	Overview	6
2.2	Memory stack	8
2.2.1	Memory service	9
2.2.2	Memory hardware abstraction	9
2.2.3	Memory drivers	9
3	Automotive SPICE	10
3.1	Introduction	10
3.2	Software design process	11
4	Modeling languages	12
4.1	UML	12
4.2	UML-RT	12
4.3	SysML	12
5	Case study	13
5.1	Overview	13
5.2	Requirements	14
5.2.1	Overview	14
5.2.2	NVRAM-Manager	14
5.2.2.1	Acronyms and abbreviations	14
5.2.2.2	Requirements traceability	14
5.2.2.3	Functional requirements	16
5.2.2.4	Non-Functional Requirements	20
5.2.3	Memory Abstraction Interface	21
5.2.3.1	Acronyms and abbreviations	21

5.2.3.2	Requirements traceability	21
5.2.3.3	Functional requirements	21
5.2.3.4	Non-Functional Requirements	22
5.2.4	Memory Abstraction Modules	23
5.2.4.1	Acronyms and abbreviations	23
5.2.4.2	Requirements traceability	23
5.2.4.3	Functional requirements	25
5.2.4.4	Non-Functional Requirements	27
5.2.5	Internal Flash Driver	28
5.2.5.1	Acronyms and abbreviations	28
5.2.5.2	Requirements traceability	28
5.2.5.3	Functional requirements	29
5.2.5.4	Non-Functional Requirements	31
5.2.6	External Flash Driver	32
5.2.6.1	Acronyms and abbreviations	32
5.2.6.2	Requirements traceability	32
5.2.6.3	Functional requirements	33
5.2.6.4	Non-Functional Requirements	33
5.2.7	Internal EEPROM Driver	35
5.2.7.1	Acronyms and abbreviations	35
5.2.7.2	Requirements traceability	35
5.2.7.3	Functional requirements	36
5.2.7.4	Non-Functional Requirements	37
5.2.8	External EEPROM Driver	38
5.2.8.1	Acronyms and abbreviations	38
5.2.8.2	Requirements traceability	38
5.2.8.3	Functional requirements	39
5.2.8.4	Non-Functional Requirements	39
5.3	Modelling with UML	40
5.3.1	Primary Software architecture	40
5.3.1.1	Component segmentation and description of interfaces	40
5.3.1.2	Hardware/Software mapping	43
5.3.1.3	Management of persistent data	43
5.3.1.4	Access rights and access control	43
5.3.1.5	Global control flow	43
5.3.1.6	Reference	44
5.4	Modelling with SysML	45
5.4.1	Software architecture	45
5.4.1.1	Component segmentation and description of interfaces	45
5.4.1.2	Hardware/Software mapping	45
5.4.1.3	Management of persistent data	45
5.4.1.4	Access rights and access control	45
5.4.1.5	Global control flow	45

5.4.1.6	Tools	45
5.4.1.7	Reference	45
5.5	Modelling with UMLRT	46
5.5.1	Software architecture	46
5.5.1.1	Component segmentation and description of interfaces	46
5.5.1.2	Hardware/Software mapping	46
5.5.1.3	Management of persistent data	46
5.5.1.4	Access rights and access control	46
5.5.1.5	Global control flow	46
5.5.1.6	Tools	46
5.5.1.7	Reference	46
6	Tools	47
6.1	EA	47
6.2	RoseRT	47
7	Conclsion	48
7.1	Final words	48
8	Glossary	49

1. Introduction

1.1 Intention of project

The scope of this project is aimed to help understand and identify the advantages and/or disadvantages of the diverse modeling languages.

In order to ensure meaningful assessment of the diverse modeling languages, a standardized software architecture need to be modeled, like the one offered by Automotive Open System Architecture (AUTOSAR).

To insure meaningful result in industrial practice, the project activities should be comparable to the base practice (BP) defined by the Software Process Improvement and Capability Determination (SPICE) model.

1.2 Goals and success criteria of project

The project activities are going to be comparable to the base practices(BP) defined by the Software Process Improvement and Capability Determination(SPICE) model.

- BP1 - Software architectural design - 30.10.2009
- BP2 - Software requirements - 06.11.2009
- BP3 - Define interfaces - 20.11.2009
- BP4 - Dynamic behavior - 27.11.2009
- BP6 - Detailed design - 28.12.2009
- BP7 - Verification criteria - 11.01.2010
- BP8 - Verify Software design - 18.01.2010
- BP9 - Consistency and Bilateral Traceability - 28.01.2010

The BP5 and BP10 cannot be done in this setting due to missing work products. The project is successfully completed if the results are meaningful in industrial practice.


1.3 Definitions, Acronyms and abbreviations

1.4 Literature reference

2. AUTOSAR

2.1 Overview

The design architecture used in AUTOSAR represents the layered pattern¹ using a component-based approach. One of the key benefits of this kind of architecture, which is applied extensively in software development, are the well-defined interfaces and strong dependency management.



Software architecture


¹Automobil-Elektornik - January 2007 - S.28

Because of the broad scope and variety of software layers presented in AUTOSAR architecture as show above, the scope of this case study will be modeling of the memory stack. The main reason for this decision is that the memory stack is to be found in every automotive unit.²

²Leitner FI. Evaluation of the Matlab Simulink Design Verier versus the model checker, S. 24

2.2 Memory stack

The memory stack is divided into three main components: Memory service, Memory hardware abstraction, Memory drivers.



The memory stack is to be initial by the Operation System (OS) and the request operation are managed by the AUTOSAR Runtime Environment (RTE).

2.2.1 Memory service

The NVRAM component contains of two main components. They shall provides specific services according to their individual requirements. In particular there is a data management and a maintenance component. The maintenance component is responsible for all loading, writting and saving processes. The data management component is responsible for maintaining of the non-volite data. Further more these component communicates with the RTE, OS, MemIf, EcuM,DEM,DET and CRC Library.

2.2.2 Memory hardware abstraction

The contains three components

- Memory abstraction interface (MemIf) acts like a router, that manages the request made by the NvM
- Flash eeprom emulator (Fee) takes control over the flash driver
- EEPROM abstraction (Ea) takes control over the eeprom driver

2.2.3 Memory drivers

The contains three components

- Flash driver (Fls)
- Eeprom driver (Eee)
- Vendor specific driver (Vsd)

3. Automotive SPICE

3.1 Introduction

With the rapidly increasing deployment of software based systems in cars, the success of a product is strongly depended on quality of the supplied software. Thus leaving barely space for insufficiently and faulty designed software and requiring the need of an expert assessment during the design process of the software.

Automotive SPICE consists of two components, a process reference model and a process assessment model¹. Comparing and evaluating of those two components gives standard possibility of making expert assessment any stage of the software design process.




Figure 1.2 - The six levels²

It would be beyond the intention of this project to try and cover all the process of Automotive SPICE.

¹See [Hoermann et al. 2006] for further details

²In order to make an assessment of a given level, the lower level shall be fully achieved.

3.2 Software design process

The main idea of software design process is to split the software into software components and provide a design that can be verified against the software requirements. This is done in a sequence of iterative steps, starting at the software architecture design, until a detailed design is achieved. The base practice that should be done are described in Goals and success criteria of project.

4. Modeling languages

4.1 UML

4.2 UML-RT

4.3 SysML

SysML improves communication by providing a formal language for sharing system information to all project stakeholders. Based on UML, SysML ensures the flow-down from systems engineering to software engineering is more accurate. SysML's requirement modeling support provides the ability to assess the impact of changing requirements to a systems architecture. SysML is a precise language, including support for constraints and parametric analysis which allows models to be analyzed and simulated, greatly improving the value of system model compared to textual system descriptions. SysML is an open standard and supports XMI and ISO 10303-303 (AP233) allowing for information interchange to other systems engineering tools such as CAD, electrical and engineering-analysis tools.

5. Case study

5.1 Overview

The design architecture used in AUTOSAR represents the layered pattern¹ using a component-based approach. One of the key benefits of this kind of architecture, which is applied extensively in software development, are the well-defined interfaces and strong dependency management. As mention in 1.1 this case study will impact only the modeling of the memory stack as shown in Figure 2.1.




Figure 2.1 - Memory stack

¹Automobil-Elektornik - January 2007 - S.28

5.2 Requirements

5.2.1 Overview

Each module specific section contains a short functional description of the software module. Each module specific section contains a short functional description of the software module.

5.2.2 NVRAM-Manager

The NVRAM manager, as specified in [AUTOSAR_SRS_MemoryServices.pdf], is highly scalable and hardware independent, thus making it usable in all domains of an automotive system. Providing service to manage the storage of data in all kinds of non-volatile memory and reliability mechanisms.

5.2.2.1 Acronyms and abbreviations

Basic Storage Object - The smallest entity of a NVRAM Block.

NVRAM Block - The entire structure, that administrate and stores a block of NV data.

NV data - The stored data in the non-volatile memory.

Block Management Type - Type of the NVRAM block. It depends on the individual composition of a NVRAM block in chunks of different mandatory or optional Basic Storage Objects and the subsequent handling of this NVRAM block.

RAM Block - A Basic Storage Object, that represents a part of a NVRAM block in RAM.

ROM Block - A Basic Storage Object that represents an optional part of a NVRAM block in ROM.

NV Block - A Basic Storage Object that represents a mandatory part of a NVRAM block in NV memory.

Administrative Block - A Basic Storage Object that resides in RAM. It contains any RAM data, that are necessary to manage the NVRAM block.

5.2.2.2 Requirements traceability

Req	Description	Satisfied by	Verification
[BSW041]	Declaration and allocation of	application memory NVM030	yes/no
[BSW08534]	Classes of RAM data blocks	NVM370, NVM371, NVM372, NVM373	yes/no

[BSW08528]	NVRAM block management type	native NVM000	yes/no
[BSW08529]	NVRAM block management type	redundant NVM001, NVM047	yes/no
[BSW08531]	NVRAM block management type	dataset NVM006	yes/no
[BSW08543]	Static configuration of block priority	NVM032	yes/no
[BSW08009]	Default write protection of blocks	NVM033, NVM054	yes/no
[BSW135]	NVRAM configuration ID	NVM034, NVM073	yes/no
[BSW08549]	Automatic initialization of RAM data after Software update	NVM116	yes/no
[BSW125]	Job notification	NVM383, NVM384	yes/no
[BSW08000]	Configurable access to multiple(different) devices	NVM035	yes/no
[BSW08001]	Configuration of consistency check of data	NVM036, NVM040	yes/no
[BSW08538]	Static configuration of NVRAM blocks being loaded during start-up	NVM117, NVM245, NVM118	yes/no
[BSW08546]	Protection of RAM data blocks against data loss	NVM119	yes/no
[BSW08533]	Load data blocks from NVRAM to RAM	NVM008	yes/no
[BSW176]	Only access non-volatile memory via NVRAM manager	NVM037	yes/no
[BSW027]	Accessing of non volatile data	NVM038	yes/no
[BSW08014]	RAM block allocation	NVM088	yes/no
[BSW013]	Handling of concurrent accesses to NVRAM	NVM378, NVM379	yes/no
[BSW016]	Block-wise reading of data	NVM010 NVM029	yes/no
[BSW017]	Block-wise writing of data	NVM410, NVM411	yes/no
[BSW08541]	Guaranteed processing of accepted write requests	NVM380, NVM381, NVM152	yes/no
[BSW018]	Block-wise restoring of default data	NVM012	yes/no
[BSW08548]	Automatic initialization without ROM Block	NVM116	yes/no

[BSW08547]	Distinction between invalidated and inconsistent data	NVM405, NVM294, NVM203	NVM406,	yes/no
[BSW08550]	Marking blocks modified/unmodified	NVM405, NVM432, NVM434, NVM345	NVM406, NVM433, NVM344,	yes/no
[BSW08545]	Validation of permanent RAM data blocks	NVM405, NVM121, NVM345	NVM406, NVM344,	yes/no
[BSW08011]	Invalidation of NVRAM data blocks	NVM421, NVM423, NVM424	NVM422,	yes/no
[BSW08544]	Block-wise erasing of NVRAM data	NVM415, NVM417, NVM418	NVM416,	yes/no
[BSW08007]	Selection of datasets	NVM014, NVM021		yes/no
[BSW08542]	Job order prioritization	NVM032		yes/no
[BSW020]	Readout of current status of NVRAM manager operations	NVM015		yes/no
[BSW127]	Write protect/unprotect function	NVM016, NVM054		yes/no
[BSW030]	Consistency/integrity check of data	NVM040, NVM165	NVM036,	yes/no
[BSW034]	Quasi-parallel write access	NVM378, NVM379		yes/no
[BSW08535]	Save data blocks from RAM to NV memory	NVM018		yes/no
[BSW08540]	Aborting the shut down process	NVM019		yes/no
[BSW038]	Treatable errors shall not affect other software components	NVM047, NVM001		yes/no
[BSW129]	Automatic data repair	NVM047, NVM001		yes/no
[BSW08010]	Loading of ROM default data	NVM012, NVM387, NVM388	NVM020,	yes/no
[BSW011]	(Memory) hardware independence	NVM051		yes/no
[BSW130]	Provide information about used memory resources	NVM052		yes/no
[BSW08015]	NV Block security of ECU	NVM072, NVM276		yes/no

5.2.2.3 Functional requirements

5.2.2.3.1 Configuration

[BSW041] - Each application shall be enabled to declare and allocate the memory requirements at configuration time.

[BSW08534] - Two classes of RAM data blocks shall provide the service for data exchange between the NVRAM-Manager and SW-Components.

[BSW08528] - The basic storage of data and ROM configurable ROM defaults shall be provide from the native NVRAM block.

[BSW08529] - Data shall be provide in case of inconsistencies by the redundant NVRAM block, which is transparent to application.

[BSW08531] - To allow runtime selection of different datasets in ROM\NVRAM, a dataset NVRAM shall be configurable to include default values.

[BSW08543] - The priority of each NVRAM block shall be statically configurable in different levels.

[BSW08009] - For each NVRAM block there shall be a static configuration of a default write protection, which shall be done by the NVRAM-Manager.

[BSW08549] - After a software update, the NVRAMmanager shall provide functionality to automatically initialize RAM data blocks with ROM defaults.

[BSW125] - For each block a notification shall be configurable, which will initiated after a completion of a read/write job.

[BSW135] - There shall be a configuration ID, that could be either statically assigned to the configuration or it can be calculated. This ID would be stored separately and should be used to determine the validity of the NVRAM contents.

[BSW08000] - The NVRAM manager shall be able to access multiple non-volatile memory devices, which can be of different type.

[BSW08001] - The NVRAM manager shall be check each block for consistency.

[BSW08538] - One kann statically configurate which blocks are going to be automatically loaded at startup of the NVRAM manager.

[BSW08546] - For each NVRAM block there shall be a configurable option to enforce mechanisms increasing integrity of RAM data.

5.2.2.3.2 Initialization

[BSW08533] - The NVRAM manager provides a service to check and load those NVRAM blocks, that are configured to have a permanent RAM data block.

5.2.2.3.3 Normal Operation

[BSW176] - The NVRAM manager could only access the non-volatile memory.

[BSW027] - The NVRAM manager provides an implicit way of accessing blocks in the NVRAM and in the RAM.

[BSW08014] - The RAM block would be defined as not continuous in the global RAM area.

[BSW013] - The NVRAM manager would be able to handle concurrent accesses to NVRAM memory.

[BSW016] - The NVRAM manager would be able to read out data associated with an NVRAM block from the non-volatile memory.

[BSW017] - The NVRAM manager would be able to store data associated with a NVRAM block in the non-volatile memory.

[BSW08541] - The NVRAM manager would accept and process any write request.

[BSW018] - The NVRAM manager would be able to restore a NVRAM block's associated data from RAM defaults.

[BSW08547] - The NVRAM manager is able to distinguish between explicitly invalidated and inconsistent data.

[BSW08548] - The NVRAM manager is able to request the default data from the application, if there is no ROM block available at configuration time.

[BSW08550] - The NVRAM manager is able to mark RAM data blocks as modified or unmodified. This service is configurable.

[BSW08545] - The NVRAM manager is able to mark the permanent RAM data block of a NVRAM block valid. This configurable service could also update integrity information, if configured.

[BSW08011] - The NVRAM manager is able to invalidate an block of data in the non-volatile memory. This service is also configurable.

[BSW08544] - The NVRAM manager is able to erase the NV block or blocks associated with a NVRAM block, if configured.

[BSW08007] - The NVRAM manager could associate a dataset number to the corresponding RAM block.

[BSW08542] - The NVRAM manager provides a scheduling service for jobs. The highest priority job is to be processed first and if there is a job with the same priority level this shall be executed in FIFO order.

[BSW020] - The NVRAM manager is able to read out the status of read and write operations.

[BSW127] - The NVRAM manager is able to enable and disable a write protection for each NVRAM block individually.

[BSW030] - The NVRAM manager is able to check for consistency and integrity of data saved in NVRAM during operation even in case of asynchronous reset or power loss.

[BSW034] - The NVRAM manager write accesses is concurrently executed to normal operation of the ECU.

5.2.2.3.4 Shutdown Operation

[BSW08535] - The NVRAM manager triggers update of integrity information and saving of permanent RAM data blocks to NV memory.

[BSW08540] - The NVRAM manager is to abort a ECU shutdown if a an ECU condition is detected.

5.2.2.3.5 Fault Operation

[BSW038] - The NVRAM manager is not going to report healable or recoverable errors to other software components.

[BSW0129] - If data corruption is detected and valid data can be derived, this is going

to be done by the NVRAM manager.

[BSW08010] - If it is not possible for the NVRAM manager read data from NV into RAM, then it will copy the ROM default data to the data area of the corresponding RAM block.

[BSW08015] - After ECU reprogramming some of the NV blocks in the NVRAM are not going to be erased nor be replaced with the default ROM data after the first initialization.

5.2.2.4 Non-Functional Requirements

5.2.2.4.1 Hardware independence

[BSW011] - The NVRAM manager is going to access the underlying memory hardware via interfaces. Thus abstracting the memory hardware.

5.2.2.4.2 Usability

[BSW0130] - The NVRAM manager is providing information in MAP file format how many resources of RAM,ROM and NVRAM are being used.

5.2.3 Memory Abstraction Interface

Provides upper layers with a virtual segmentation on a uniform linear address space.

5.2.3.1 Acronyms and abbreviations

5.2.3.2 Requirements traceability

Req	Description	Satisfied by	Verification
BSW14019	Provide uniform access to underlying memory abstraction modules	MemIf001, MemIf017	yes/no
BSW14020	Selection of underlying memory abstraction modules	MemIf018	yes/no
BSW14021	Number of underlying memory abstraction modules	MemIf018, MemIf019, MemIf020, MemIf022, MemIf025	yes/no
BSW14022	Preserving of functionality	MemIf017	yes/no
BSW14023	Parameter checking	MemIf005, MemIf022	yes/no
BSW14025	Efficient implementation	MemIf019, MemIf020	yes/no

5.2.3.3 Functional requirements

5.2.3.3.1 General

[BSW14019] - Provides those services that using uniform access to those APIs that are required for usage within the NVRAM manager.

[BSW14020] - Using device index can the memory abstraction interface select the FEE or EA modules.

5.2.3.3.2 Configuration

[BSW14021] - The configuration of the number of underlying memory abstraction modules is allow in the pre-comple time.

5.2.3.3.3 Normal Operation

[BSW14022] - The memory abstraction interface preserves only the functionality of the underlying memory abstraction module.

5.2.3.3.4 Fault Operation

[BSW14023] - The parameters that are going to be check by the memory abstraction interface are those that are used within the interface itself.

5.2.3.4 Non-Functional Requirements

5.2.3.4.1 Timing Requirements

[BSW14024] - By mapping of the memory abstraction interface API to the memory abstraction modules API can the timing behavior be preserved.

5.2.3.4.2 Resource Usage

[BSW14025] - The memory abstraction interface is in such a way implemented that almost no memory and runtime overhead is caused by the implementation of this layer.

5.2.4 Memory Abstraction Modules

The EEPROM Abstraction Layer, as specified in [AUTOSAR_SRS_MemHw_AbstractionLayer.pdf], extends the EEPROM(EA) driver so that it provides upper layers with a virtual segmentation on a linear address space and a virtually limitless number of erase and write cycles. It also provides the same functionality as an EEPROM driver.

The flash EEPROM emulator(FEE) emulates the behavior of the EEPROM abstraction layer on flash memory technology, having the same functional scope and API as the EEPROM abstraction layer.

5.2.4.1 Acronyms and abbreviations

Such acronyms and abbreviations, that have a local scope do not appear in this section of the document, but in the local glossary.

5.2.4.2 Requirements traceability

Req	Description	Satisfied by	Verification
BSW14001	Configuration of address alignment	EA004, EA039	yes/no
BSW14002	Configuration of number of required write cycles	EA079, EA080, EA040	yes/no
BSW14003	Configuration of maximum blocking time	EA039	yes/no
BSW14004	Configuration of immediate data blocks	EA040	yes/no
BSW14026	Dont use certain block numbers	EA006	yes/no
BSW14027	Publish overhead for internal management data per block	EA043	yes/no
BSW14005	Virtual linear address space and segmentation	EA003	yes/no
BSW14006	Alignment of block erase / write addresses	EA004, EA024EA027	yes/no
BSW14007	Alignment of block read addresses	EA021	yes/no
BSW14008	Checking block read addresses	EA038	yes/no
BSW14009	Conversion of logical to physical addresses	EA007	yes/no
BSW14010	Block-wise write service	Chapter 8.3.4	yes/no

BSW14029	Block-wise read service	Chapter 8.3.3	yes/no
BSW14031	Service to cancel an ongoing asynchronous operation	Chapter 8.3.5	yes/no
BSW14028	Service to invalidate a memory block	Chapter 8.3.8	yes/no
BSW14012	Spreading of write access	EA079, EA080	yes/no
BSW14013	Writing of immediate data must not be delayed	EA009	yes/no
BSW14032	Block-wise erase service for immediate data	EA063, EA064, EA065	yes/no
BSW14014	Detection of data inconsistencies	EA104,EA105, EA046, EA047	yes/no
BSW14015	Reporting of data inconsistencies	EA104,EA105,	yes/no
BSW14016	Dont return inconsistent data to the caller	EA104,EA105	yes/no
BSW14017	Scope of EEPROM Abstraction Layer Chapter	EA0011	yes/no
BSW14026	Dont use certain block numbers	EA006	yes/no
BSW14027	Publish overhead for internal management data per block	EA043	yes/no
BSW14005	Virtual linear address space and segmentation	EA003	yes/no
BSW14006	Alignment of block erase / write addresses	EA004, EA024EA027	yes/no
BSW14007	Alignment of block read addresses	EA021	yes/no
BSW14008	Checking block read addresses	EA038	yes/no
BSW14009	Conversion of logical to physical addresses	EA007	yes/no
BSW14010	Block-wise write service	Chapter 8.3.4	yes/no
BSW14029	Block-wise read service	Chapter 8.3.3	yes/no
BSW14031	Service to cancel an ongoing asynchronous operation	Chapter 8.3.5	yes/no
BSW14028	Service to invalidate a memory block	Chapter 8.3.8	yes/no
BSW14012	Spreading of write access	EA079, EA080	yes/no
BSW14013	Writing of immediate data must not be delayed	EA009	yes/no

BSW14032	Block-wise erase service for immediate data	EA063, EA064, EA065	yes/no
BSW14014	Detection of data inconsistencies	EA104,EA105, EA046, EA047	yes/no
BSW14015	Reporting of data inconsistencies	EA104,EA105	yes/no
BSW14016	Dont return inconsistent data to the caller	EA104,EA105	yes/no

5.2.4.3 Functional requirements

5.2.4.3.1 Configuration

[BSW14001] - The configuration of the start and end addresses of logical block is done by the FEE and EA modules.

[BSW14002] - The required number of write cycles for each logical block are going to be determine by the FEE and EA modules.

[BSW14003] - The maximal amount of time that the module is being blocked by internal management operations is to be configured by the EA and FEE modules. This operation takes longer as expected, then this is going to be split up in several parts.

[BSW14004] - The configuration done by the FEE and EA modules of logical blocks is only limited by the memory available on the respective device.

[BSW14026] - The two blocks numbers 0x0000 and 0xFFFF are not to be used by the memory abstraction module.

[BSW14027] - The internal management overhead of the FEE and EA modules is going to be publish per logical block.

[BSW14033] - The internal management overhead is going to be publish by the FEE and EA modules per page or zero if there is no overhead for managing pages.

5.2.4.3.2 Normal Operation

[BSW14005] - There are going to be upper layers with a virtual 32bit address space provided by the FEE and EA modules.

[BSW14006] - Every write block or erase block request starts at address offset zero.

[BSW14007] - The read operation can start at any given memory address.

[BSW14008] - There is not check done by the FEE or EA for the address offset for a read operation.

[BSW14009] - An unambiguous conversion between the logical linear addresses and the addresses used to access the underlying flash memory is provided by the FEE and EA modules.

[BSW14010] - The write operation provided by the FEE and EA module operates only on complete configured logical blocks.

[BSW14012] - The FEE or EA module provides sufficient mechanisms to spread the write requests over a bigger memory area if the configured number of cycle for a logical block exceeds the number provided by the underlying physical device.

[BSW14013] - Writing of immediate data must not be delayed by internal management operations nor by erasing the memory area to be written to. If there are operation blocking the writing, then these are going to be interrupted.

[BSW14028] - The invalidation of a certain logical block is provided by the FEE and EA modules.

[BSW14029] - A part or all of a logical block can be read.

[BSW14031] - Every asynchronous operation can be cancelled by the canceling service provided by the FEE and EA modules.

[BSW14032] - The erase operation from the FEE and EA modules is only available when that service operates on complete logical blocks containing immediate data.

5.2.4.3.3 Fault Operation

[BSW14014] - Data inconsistencies due to aborted or interrupted write operation is to be detected by the FEE and EA modules.

[BSW14015] - If there are data inconsistencies, those are going to be marked and reported just once to the DEM.

[BSW14016] - After an interrupted or cancelled write operation the data of that block is inconsistent. This inconsistency is detected on the next read access, thus it does not return any data.

5.2.4.4 Non-Functional Requirements

[BSW14017] - The functional scope of an EEPROM driver is extended by the EEPROM abstraction layer.

[BSW14018] - The functional scope of an internal flash driver is extended by the flash EEPROM emulation.

5.2.5 Internal Flash Driver

This driver, as specified in [AUTOSAR_SRS_Flash_Driver.pdf], provides the ability to initialize, read, write and erase the internal Flash memory. The Flash driver has a built-in possibility to load the flash access code to RAM and execute the write or erase operations from there, if required.

The flash driver is only to be used by the Flash EEPROM emulation module for writing data, if the ECU is in application mode.

5.2.5.1 Acronyms and abbreviations

Such acronyms and abbreviations, that have a local scope do not appear in this section of the document, but in the local glossary.

5.2.5.2 Requirements traceability

Req	Description	Satisfied by	Verification
BSW14001	Configuration of address alignment	FEE077, FEE078, FEE039	yes/no
BSW14002	Configuration of number of required write cycles	FEE008, FEE040	yes/no
BSW14003	Configuration of maximum blocking time	FEE039	yes/no
BSW14004	Configuration of immediate data blocks	FEE040	yes/no
BSW14026	Dont use certain block numbers	FEE006	yes/no
BSW14027	Publish overhead for internal management data per block	FEE043	yes/no
BSW14005	Virtual linear address space and segmentation	FEE003	yes/no
BSW14006	Alignment of block erase / write addresses	FEE077, FEE078, FEE024	yes/no
BSW14007	Alignment of block read addresses	FEE021	yes/no
BSW14008	Checking block read addresses	FEE038	yes/no
BSW14009	Conversion of logical to physical addresses	FEE007	yes/no
BSW14010	Block-wise write service	Chapter 8.3.4	yes/no
BSW14029	Block-wise read service	Chapter 8.3.3	yes/no

BSW14031	Service to cancel an ongoing asynchronous operation	Chapter 8.3.5	yes/no
BSW14028	Service to invalidate a memory block	Chapter 8.3.8	yes/no
BSW14012	Spreading of write access	FEE008	yes/no
BSW14013	Writing of immediate data must not be delayed	FEE009	yes/no
BSW14032	Block-wise erase service for immediate data	FEE066, FEE067, FEE068	yes/no
BSW14014	Detection of data inconsistencies	FEE023, FEE049, FEE050	yes/no
BSW14015	Reporting of data inconsistencies	FEE023	yes/no
BSW14016	Dont return inconsistent data to the caller	FEE023	yes/no
BSW14018	Scope of Flash EEPROM Emulation	FEE001	yes/no

5.2.5.3 Functional requirements

5.2.5.3.1 Configuration

[BSW12132] - The Flash driver is to be statically configurable.

[BSW12133] - The Flash shall publish diverse properties like: size in bytes, base address, physical memory segmentation and etc.

5.2.5.3.2 Normal Operation

[BSW12134] - With its asynchronous read function can the flash drive a certain data block read, starting at the requested flash address from the internal flash memory with the passed length.

[BSW12135] - With its asynchronous write function can the flash drive a certain data block write, starting at the requested flash address from the internal flash memory with the passed length. If the requested flash address is unaligned to the physical memory segment, this request shall be rejected with an error code.

[BSW12136] - With its asynchronous erase function can the flash drive a certain segments erase, starting at the requested flash address from the internal flash memory with the passed length. If the requested flash address is unaligned to the physical memory segment, this request shall be rejected with an error code.

[BSW12137] - With the synchronous cancel function can the flash driver stop any currently processed job.

[BSW12138] - The flash driver is able to return the job processing status using. It process is a synchronous function.

[BSW12141] - With the processing of writing the flash drive verifies, if statically configured, the written data by reading back from flash and comparing with the source data. If there are differences, those are going to be notified as errors.

[BSW12143] - The flash drive is able to complete only one job (erase or write) at time. If there is a new job request during an other job, the request will be rejected and handled as error. This detection is statically to be configured.

[BSW12144] - All processing jobs are nested in one processing job. Thus can the flash driver set the status variable.

[BSW12158] - A verification is needed to check if the addressed memory area is being erased, before the flash driver could write data to flash memory. If this verification is fails, the process would be aborted with an error notification. This feature is to be statically configured.

[BSW12159] - The write and erase functions are providing with a service to check if the address parameters are within the valid configured address borders. If those are beyond the allowed borders, the process will be rejected with a error code.

[BSW12160] - If statically configured, the flash drive is going to check after an erase job, if the addressed block has been erased completely.

[BSW12193] - If an erase or write job is initiated, the flash drive loads the code needed to access the flash hardware to RAM. This feature is to be statically configured.

[BSW12194] - To keep the runtime as short as possible, the flash drive executes the code that accesses the flash hardware from RAM. This is only applicable if the code has been loaded to RAM.

[BSW13300] - If statically configured, the flash drive will remove the access code from RAM after the erase or write job is been finished or canceled. This is only then necessary if the flash driver has loaded that code to RAM during start of an erase or write job.

[BSW13301] - With its asynchronous compare function can the flash drive a certain section in the memory with a one in flash memory compare, starting at the requested flash address from the internal flash memory with the passed length.

[BSW13302] - The flash driver is capable to synchronous switch the operation mode from normal and fast memory access, and visa versa.

[BSW13303] - Each read job is limit to the configured default block size. Thus in normal mode, one cycle a job can read only a limit size of data from the memory.

[BSW13304] - If in fast mode, than each read job is going to read the maximum block size.

5.2.5.4 Non-Functional Requirements

[BSW12083] - The HIS specification is used as basis for specifying the flash driver.

[BSW12145] - If a write operation is executed, then the flash driver processes in one step only as much data as the flash hardware can handle. If a read operation is executed, then the flash driver processes in one step as much as a user has defined.

5.2.6 External Flash Driver

The external flash drive, as specified in [AUTOSAR_SRS_Flash_Driver.pdf], has the same functional scope as an internal flash drive, providing service for initialization, reading, writing and erasing the internal flash memory.

5.2.6.1 Acronyms and abbreviations

Such acronyms and abbreviations, that have a local scope do not appear in this section of the document, but in the local glossary.

5.2.6.2 Requirements traceability

Req	Description	Satisfied by	Verification
[BSW12132]	Flash driver static configuration	FLS048, FLS171	yes/no
[BSW12133]	Publication of flash properties	FLS177, FLS178	yes/no
[BSW12134]	Flash read function	FLS236, FLS237, FLS238, FLS239, FLS097, FLS098	yes/no
[BSW12135]	Flash write function	FLS223, FLS224, FLS225, FLS226, FLS026, FLS027	yes/no
[BSW12136]	Flash erase function	FLS218, FLS219, FLS220, FLS221, FLS020, FLS021	yes/no
BSW13301	Flash compare function	FLS241, FLS242, FLS243, FLS244, FLS150, FLS151., FLS152, FLS153, FLS186	yes/no
[BSW12137]	Flash cancel function	FLS229, FLS230, FLS183	yes/no
[BSW12138]	Flash driver status function	FLS034, FLS184	yes/no
BSW13302	Flash driver mode selection function	FLS155, FLS156, FLS187	yes/no
[BSW12159]	Flash address check	FLS020, FLS021, FLS026, FLS027, FLS097, FLS098	yes/no
[BSW12158]	Flash blank check	FLS055	yes/no
[BSW12141]	Flash write verification	FLS056	yes/no
[BSW12160]	Flash erase verification	FLS022	yes/no
[BSW12143]	Flash driver job management	FLS016, FLS268, FLS023, FLS030, FLS032, FLS100	yes/no
[BSW12144]	Flash driver job processing function	FLS037, FLS038, FLS039, See Chapter 8.5	yes/no
[BSW13303]	Job processing normal mode	FLS040	yes/no
[BSW13304]	Job processing fast mode	FLS040	yes/no

[BSW12193]	Load flash access code to RAM on job start	FLS140, FLS141	yes/no
[BSW12194]	Execute flash access code from RAM	FLS212, FLS213	yes/no
BSW13300	Remove flash access code from RAM	FLS143	yes/no
[BSW12147]	Functional scope	FLS088	yes/no
[BSW12182]	External flash driver static configuration	FLS174	yes/no
[BSW12107]	Check Flash type	FLS144	yes/no
[BSW12145]	Flash driver job processing execution time	FLS040, FLS176, FLS182	yes/no
[BSW12184]	Limit read access blocking times	FLS040	yes/no
[BSW12148]	Common Flash API	FLS088	yes/no

5.2.6.3 Functional requirements

5.2.6.3.1 General

[BSW12147] - Scope of requirements for the external flash drive are the same as like for an internal flash drive.

5.2.6.3.2 Configuration

[BSW12182] - The external flash drive can besides the basic configuration parameters as well as configuring the static parameters: expected hardware ID and maximal read access blocking time.

5.2.6.3.3 Fault Operation

[BSW12107] - The initialization function of the external flash driver checks if there is a mismatch between configured flash typed and hardware flash ID. If case of mismatch, this will be reported to the error manager.

5.2.6.4 Non-Functional Requirements

[BSW12148] - The APIs from the internal and external flash drivers are semantically indential.

[BSW12149] - To insure the reuse of external flash drive across multiple microcontrollers the source code is independent from the underlying microcontroller.

[BSW12184] - The flash driver limits the read access blocking time to the configured time.

5.2.7 Internal EEPROM Driver

The internal EEPROM Driver, as specified in [AUTOSAR_SRS_EEPROM_Driver.pdf], has the functions for initialization, reading, writing and erasing to or from internal EEPROM.

5.2.7.1 Acronyms and abbreviations

Such acronyms and abbreviations, that have a local scope do not appear in this section of the document, but in the local glossary.

5.2.7.2 Requirements traceability

Req	Description	Satisfied by	Verification
[BSW14001]	Configuration of address alignment	EA004, EA039	yes/no
[BSW14002]	Configuration of number of required write cycles	EA079, EA080, EA040	yes/no
[BSW14003]	Configuration of maximum blocking time	EA039	yes/no
[BSW14004]	Configuration of immediate data blocks	EA040	yes/no
[BSW14026]	Dont use certain block numbers	EA006	yes/no
[BSW14027]	Publish overhead for internal management data per block	EA043	yes/no
[BSW14005]	Virtual linear address space and segmentation	EA003	yes/no
[BSW14006]	Alignment of block erase / write addresses	EA004, EA024, EA027	yes/no
[BSW14007]	Alignment of block read addresses	EA021	yes/no
[BSW14008]	Checking block read addresses	EA038	yes/no
[BSW14009]	Conversion of logical to physical addresses	EA007	yes/no
[BSW14010]	Block-wise write service	Chapter 8.3.4	yes/no
[BSW14029]	Block-wise read service	Chapter 8.3.3	yes/no
[BSW14031]	Service to cancel an ongoing asynchronous operation	Chapter 8.3.5	yes/no
[BSW14028]	Service to invalidate a memory block	Chapter 8.3.8	yes/no
[BSW14012]	Spreading of write access	EA079, EA080	yes/no

[BSW14013]	Writing of immediate data must not be delayed	EA009	yes/no
[BSW14032]	Block-wise erase service for immediate data	EA063, EA064, EA065	yes/no
[BSW14014]	Detection of data inconsistencies	EA104,EA105, EA046, EA047	yes/no
[BSW14015]	Reporting of data inconsistencies	EA104,EA105	yes/no
[BSW14016]	Dont return inconsistent data to the caller	EA104,EA105	yes/no

5.2.7.3 Functional requirements

5.2.7.3.1 Configuration

[BSW096] - The EEPROM driver has a statically configurable parameters like: base address, size, maximum block size maximum read block size and call cycle of cycle job processing function for read, write and erase.

[BSW12071] - The driver description contains the following parameters: total physical EEPROM size, value of erased EEPROM cell, the size of one EEPROM cell and physical memory segmentation.

5.2.7.3.2 Normal Operation

[BSW087] - With the asynchronous read function can the EEPROM driver read a certain data block starting from the requested address with the passed length from the internal EEPROM.

[BSW088] - With the asynchronous write function can the EEPROM driver write a certain data block starting from the requested address with the passed length from the internal EEPROM. In case that the addressed cell is not empty, an erase operation is executed automatically, before the write one. If there is a mismatch in the length between the erased block and the write requested block, then the driver will buffer and rewrite those data in the block additionally.

[BSW089] - With the asynchronous erase function can the EEPROM driver erase a certain data block starting from the requested address with the passed length from the internal EEPROM. If there is a mismatch in the length between the erased block and the erase requested block, then the driver will buffer and rewrite the data in the block additionally.

[BSW090] - The EEPROM driver provides a synchronous cancel function, that stops the currently processed job.

[BSW091] - With the synchronous status function can the EEPROM driver return the job processing status.

[BSW092] - The EEPROM driver compares the data to be written with data to be erased, if at least one data value of the affected erasable block is different, than the data will be written, if statically configured.

[BSW094] - The memory segmentation is handle by the EEPROM driver. If necessary the drive could resolve the physical EEPROM block size and segment border by executing read-modify-write operations.

[BSW095] - The EEPROM driver can handle only one job at time. If there are meanwhile other jobs requests, those are going to be rejected and handle as errors. This detection is to be statically configured.

[BSW12047] - All processing jobs are nested in one processing job. Thus can the EEPROM driver set the status variable. If supported by hardware, this function can be called from an interrupt, else this function should be handled by a dedicated module.

[BSW12072] - If the EEPROM drive is operating in fast mode, then one cycle of the job processing function is limited to the configured maximum block size.

[BSW12091] - With the asynchronous compare function can the EEPROM driver compare a certain section in memory with a section in EEPROM with the passed length.

[BSW12156] - With the synchronous switch function can the EEPROM driver change the operation mode from normal into fast and visa versa.

[BSW12157] - If the EEPROM driver is operating in normal mode, then one cycle of the job processing function is limited to the configured default block size.

5.2.7.4 Non-Functional Requirements

[BSW12050] - In one step can the EEPROM drive process only as much data as the EEPROM hardware can handle or as much as defined by the user.

5.2.8 External EEPROM Driver

The external EEPROM Driver, as specified in [AUTOSAR_SRS_EEPROM_Driver.pdf], has the functions for initialization, reading, writing and erasing to or from external EEPROM.

5.2.8.1 Acronyms and abbreviations

Such acronyms and abbreviations, that have a local scope do not appear in this section of the document, but in the local glossary.

5.2.8.2 Requirements traceability

Req	Description	Satisfied by	Verification
[BSW096]	EEPROM driver static configuration	EEP039	yes/no
[BSW12071]	Publication of EEPROM properties	EEP038	yes/no
[BSW087]	EEPROM read function	EEP009, EEP013	yes/no
[BSW088]	EEPROM write function	EEP014, EEP015, EEP063, EEP090	yes/no
[BSW089]	EEPROM erase function	EEP019, EEP020, EEP070, EEP072	yes/no
[BSW12091]	EEPROM compare function	EEP025, EEP026	yes/no
[BSW090]	EEPROM cancel function	EEP021, EEP027, EEP028	yes/no
[BSW091]	EEPROM status function	EEP029	yes/no
[BSW12156]	EEPROM mode selection function	EEP042, EEP130, EEP132	yes/no
[BSW092]	EEPROM write cycle reduction	EEP060, EEP064	yes/no
[BSW094]	EEPROM segmentation handling	EEP063, EEP072, EEP070, EEP090	yes/no
[BSW095]	EEPROM job management	EEP036, EEP033	yes/no
[BSW12047]	EEPROM job processing function	EEP030	yes/no
[BSW12157]	Job processing normal mode	EEP051, EEP052, EEP053	yes/no
[BSW12072]	Job processing fast mode	EEP054, EEP055, EEP055, EEP073	yes/no
[BSW12050]	EEPROM job processing execution time	EEP057, EEP069, EEP051, EEP054	yes/no
[BSW12051]	Functional scope	Chapter 1, EEP088	yes/no
[BSW12164]	SPI channel configuration	EEP039	yes/no

[BSW12124]	SPI access modes	EEP052, EEP053, EEP055, EEP073, EEP039	yes/no
------------	------------------	--	--------

5.2.8.3 Functional requirements

5.2.8.3.1 General

[BSW12051] - Scope of requirements for the external EEPROM drive are the same as like for an internal EEPROM drive.

5.2.8.3.2 Configuration

[BSW12164] - The SPI EEPROM driver allows the static configuration of the required SPI parameters specified by the SPI handler.

5.2.8.3.3 Normal Operation

[BSW12124] - Depending on the EEPROM mode, the external SPI EEPROM device shall access as: in normal mode with single byte or word mode, in fast mode with burst mode.

5.2.8.4 Non-Functional Requirements

[BSW12052] - The APIs from the internal and external EEPROM Drives are semantically identical.


[BSW12053] - To insure the reuse of external EEPROM drive across multiple microcontrollers the source code is independent from the underlying microcontroller.

5.3 Modelling with UML


5.3.1 Primary Software architecture

5.3.1.1 Component segmentation and description of interfaces


The purpose of the following diagram is to show the structural relationship between the components of the memory stack, to provide a high-level architectural view and to give a rough information about the components.




The NVRAM component contains of two main components. They shall provides specific services according to their individual requirements. In particular there is a data management and a maintenance component. The maintenance component is responsible for all loading, writting and saving processes. The data management component is responsible for maintaining of the non-volite data.



The Abstract memory Interface component allow the NVRAM manager to `MemoryAbstractionHardware`



Drivers




5.3.1.2 Hardware/Software mapping

5.3.1.3 Management of persistent data


5.3.1.4 Access rights and access control

5.3.1.5 Global control flow


NvMInit



NvMRead



NvMWrite



5.3.1.6 Reference

5.4 Modelling with SysML

5.4.1 Software architecture

5.4.1.1 Component segmentation and description of interfaces

5.4.1.2 Hardware/Software mapping

5.4.1.3 Management of persistent data

5.4.1.4 Access rights and access control

5.4.1.5 Global control flow

5.4.1.6 Tools

5.4.1.7 Reference

5.5 Modelling with UMLRT

5.5.1 Software architecture

5.5.1.1 Component segmentation and description of interfaces

5.5.1.2 Hardware/Software mapping

5.5.1.3 Management of persistent data

5.5.1.4 Access rights and access control

5.5.1.5 Global control flow

5.5.1.6 Tools

5.5.1.7 Reference

6. Tools specification

6.1 EA

6.2 RoseRT

7. Conclusion

7.1 Final words

8. Glossary

CS - Chip Select

DIO - Digital In Output

FEE - Flash EEPROM Emulator

EA - EEPROM Abstraction

ECU - Electric Control Unit

EOL - End Of Line

HIS - Herstellerinitiative Software

ICU - Interrupt Capture Unit

MAL - Microcontroller Abstraction Layer

MemIf - Memory Abstraction Interface

MCAL - Microcontroller Abstraction Mayer

MCU - Microcontroller Unit

MMU - Memory Management Unit

Master - A device controlling other device.

NMI - Non Maskable Interrupt

OS - Operating System

Page - Smallest amount of memory that can be written in one pass.

PLL - Phase Locked Loop

PWM - Pulse Width Modulation

Sector - Smallest amount of memory that can be erased in one pass.

SFR - Special Function Register

Slave - A device being completely controlled by a master device.

RTE - Runtime Environment

WP - Work Package

STD Standard

REQ - Requirement

UNINIT Uninitialized

Bibliography

[1] **AUTOSAR GbR:** Requirements on memory services v. 2.2.2. Available from URL