



65 x 102 Dot Matrix LCD Controller/Driver

1. INTRODUCTION

The ST7558 is a driver & controller LSI for graphic dot-matrix liquid crystal display systems. It contains 102 segment and 65 common with 1 ICOM driver circuits. This chip is connected directly to a microprocessor, accepts 4-line serial interface (SPI), I²C interface or 8-bit parallel interface, display data can stores in an on-chip display data RAM of 66 x 102 bits. It performs display data RAM read/write operation with no external operating clock to minimize power consumption. In addition, because it contains power supply circuits to drive liquid crystal, it is possible to make a display system with the fewest components.

2. FEATURES

Driver Output Circuits

102 segment outputs / 65 common outputs

On-chip Display Data Ram

- Capacity: 66X102=6732 bits

Microprocessor Interface

- 8-bit parallel bi-directional interface with 6800-series or 8080-series
- 4-line SPI (serial peripheral interface) available (only write operation)
- I²C (Inter-Integrated Circuit) Interface

On-chip Low Power Analog Circuit

- Generation of LCD supply voltage (externally Vout voltage supply is possible)
- Generation of intermediate LCD bias voltages

- Oscillator requires no external components (external clock also possible)
- Voltage converter (x2, x3, x4, x5)
- Voltage regulator (temperature gradient
 -0.05%/°C)
- Voltage follower
- On-chip electronic contrast control function (128 steps)
- Liquid crystal driving voltage :
 V0 -VSS = max 13 V (external power supply)

External RESB (reset) pin

Logic supply voltage range V_{DD} -V_{SS}

- 1.7 to 3.3V

Temperature range: -40 to +85 degree

ST7558	6800 , 8080 , 4-Line (without I ² C interface)	
ST7558i	I ² C interface	

3. PAD Arrangement (COG)

Chip Size: 10,220 um × 1000 um

Bump Pitch:

PAD NO 1 ~ 148, 250 ~ 272: 75.5 um (com/seg) PAD NO 149 ~ 248: 75 um (I/O) PAD NO 148 ~ 149: 114 um


PAD NO 248 ~ 249 : 93.5 um (Reset) PAD NO 249 ~ 250 : 95.9 um (Reset)

Bump Size:

PAD NO 1 ~ 125, 137 ~ 248, 250 ~ 261: 55(x) um x 60(y) um PAD NO 249: 92(x) um x 60(y) um

PAD NO 126 ~ 136 , 262 ~ 272 : 60(x)um x 55(y) um

Bump Height: 18 um (Typ) Chip Thickness: 635 um



Pad Center Coordinates(NORMAL, MY=0)

ı uu ocıı		amate5(11	
PAD NO.	PIN Name	Х	Υ
1	COM[42]	4681.0	389.0
2	COM[41]	4605.5	389.0
3	COM[40]	4530.0	389.0
4	COM[39]	4454.5	389.0
5	COM[38]	4379.0	389.0
6	COM[37]	4303.5	389.0
7	COM[36]	4228.0	389.0
8	COM[35]	4152.5	389.0
9	COM[34]	4077.0	389.0
10	COM[33]	4001.5	389.0
11	COM[32]	3926.0	389.0
12	Reserve	3850.5	389.0
13	SEG[0]	3775.0	389.0
14	SEG[1]	3699.5	389.0
15	SEG[2]	3624.0	389.0
16	SEG[3]	3548.5	389.0
17	SEG[4]	3473.0	389.0
18	SEG[5]	3397.5	389.0
19	SEG[6]	3322.0	389.0
20	SEG[7]	3246.5	389.0
21	SEG[8]	3171.0	389.0
22	SEG[9]	3095.5	389.0
23	SEG[10]	3020.0	389.0
24	SEG[11]	2944.5	389.0
25	SEG[12]	2869.0	389.0
26	SEG[13]	2793.5	389.0
27	SEG[14]	2718.0	389.0
28	SEG[15]	2642.5	389.0
29	SEG[16]	2567.0	389.0
30	SEG[17]	2491.5	389.0
31	SEG[18]	2416.0	389.0
32	SEG[19]	2340.5	389.0
33	SEG[20]	2265.0	389.0
34	SEG[21]	2189.5	389.0
35	SEG[22]	2114.0	389.0
	-		

PAD NO.	PIN Name	X	Y
36	SEG[23]	2038.5	389.0
37	SEG[24]	1963.0	389.0
38	SEG[25]	1887.5	389.0
39	SEG[26]	1812.0	389.0
40	SEG[27]	1736.5	389.0
41	SEG[28]	1661.0	389.0
42	SEG[29]	1585.5	389.0
43	SEG[30]	1510.0	389.0
44	SEG[31]	1434.5	389.0
45	SEG[32]	1359.0	389.0
46	SEG[33]	1283.5	389.0
47	SEG[34]	1208.0	389.0
48	SEG[35]	1132.5	389.0
49	SEG[36]	1057.0	389.0
50	SEG[37]	981.5	389.0
51	SEG[38]	906.0	389.0
52	SEG[39]	830.5	389.0
53	SEG[40]	755.0	389.0
54	SEG[41]	679.5	389.0
55	SEG[42]	604.0	389.0
56	SEG[43]	528.5	389.0
57	SEG[44]	453.0	389.0
58	SEG[45]	377.5	389.0
59	SEG[46]	302.0	389.0
60	SEG[47]	226.5	389.0
61	SEG[48]	151.0	389.0
62	SEG[49]	75.5	389.0
63	SEG[50]	0.0	389.0
64	SEG[51]	-75.5	389.0
65	SEG[52]	-151.0	389.0
66	SEG[53]	-226.5	389.0
67	SEG[54]	-302.0	389.0
68	SEG[55]	-377.5	389.0
69	SEG[56]	-453.0	389.0
70	SEG[57]	-528.5	389.0

PAD NO.	PIN Name	Х	Y
71	SEG[58]	-604.0	389.0
72	SEG[59]	-679.5	389.0
73	SEG[60]	-755.0	389.0
74	SEG[61]	-830.5	389.0
75	SEG[62]	-906.0	389.0
76	SEG[63]	-981.5	389.0
77	SEG[64]	-1057.0	389.0
78	SEG[65]	-1132.5	389.0
79	SEG[66]	-1208.0	389.0
80	SEG[67]	-1283.5	389.0
81	SEG[68]	-1359.0	389.0
82	SEG[69]	-1434.5	389.0
83	SEG[70]	-1510.0	389.0
84	SEG[71]	-1585.5	389.0
85	SEG[72]	-1661.0	389.0
86	SEG[73]	-1736.5	389.0
87	SEG[74]	-1812.0	389.0
88	SEG[75]	-1887.5	389.0
89	SEG[76]	-1963.0	389.0
90	SEG[77]	-2038.5	389.0
91	SEG[78]	-2114.0	389.0
92	SEG[79]	-2189.5	389.0
93	SEG[80]	-2265.0	389.0
94	SEG[81]	-2340.5	389.0
95	SEG[82]	-2416.0	389.0
96	SEG[83]	-2491.5	389.0
97	SEG[84]	-2567.0	389.0
98	SEG[85]	-2642.5	389.0
99	SEG[86]	-2718.0	389.0
100	SEG[87]	-2793.5	389.0
101	SEG[88]	-2869.0	389.0
102	SEG[89]	-2944.5	389.0
103	SEG[90]	-3020.0	389.0
104	SEG[91]	-3095.5	389.0
105	SEG[92]	-3171.0	389.0
106	SEG[93]	-3246.5	389.0

PAD NO.	PIN Name	Х	Y
107	SEG[94]	-3322.0	389.0
108	SEG[95]	-3397.5	389.0
109	SEG[96]	-3473.0	389.0
110	SEG[97]	-3548.5	389.0
111	SEG[98]	-3624.0	389.0
112	SEG[99]	-3699.5	389.0
113	SEG[100]	-3775.0	389.0
114	SEG[101]	-3850.5	389.0
115	COMS1	-3926.0	389.0
116	COM[0]	-4001.5	389.0
117	COM[1]	-4077.0	389.0
118	COM[2]	-4152.5	389.0
119	COM[3]	-4228.0	389.0
120	COM[4]	-4303.5	389.0
121	COM[5]	-4379.0	389.0
122	COM[6]	-4454.5	389.0
123	COM[7]	-4530.0	389.0
124	COM[8]	-4605.5	389.0
125	COM[9]	-4681.0	389.0
126	COM[10]	-4998.5	381.5
127	COM[11]	-4998.5	306.0
128	COM[12]	-4998.5	230.5
129	COM[13]	-4998.5	155.0
130	COM[14]	-4998.5	79.5
131	COM[15]	-4998.5	4.0
132	COM[16]	-4998.5	-71.5
133	COM[17]	-4998.5	-147.0
134	COM[18]	-4998.5	-222.5
135	COM[19]	-4998.5	-298.0
136	COM[20]	-4998.5	-373.5
137	COM[21]	-4694.5	-389.0
138	COM[22]	-4619.0	-389.0
139	COM[23]	-4543.5	-389.0
140	COM[24]	-4468.0	-389.0
141	COM[25]	-4392.5	-389.0
142	COM[26]	-4317.0	-389.0

PAD NO.	PIN Name	Х	Υ
143	COM[27]	-4241.5	-389.0
144	COM[28]	-4166.0	-389.0
145	COM[29]	-4090.5	-389.0
146	COM[30]	-4015.0	-389.0
147	COM[31]	-3939.5	-389.0
148	Reserve	-3864.0	-389.0
149	Т9	-3750.0	-389.0
150	VDD	-3675.0	-389.0
151	VDD	-3600.0	-389.0
152	VDD	-3525.0	-389.0
153	VDD	-3450.0	-389.0
154	VDD	-3375.0	-389.0
155	VDD	-3300.0	-389.0
156	VDD2	-3225.0	-389.0
157	VDD2	-3150.0	-389.0
158	VDD2	-3075.0	-389.0
159	VDD2	-3000.0	-389.0
160	VDD2	-2925.0	-389.0
161	VDD2	-2850.0	-389.0
162	VDD2	-2775.0	-389.0
163	VDD2	-2700.0	-389.0
164	VDD2	-2625.0	-389.0
165	VDD2	-2550.0	-389.0
166	VDD2	-2475.0	-389.0
167	VDD2	-2400.0	-389.0
168	D7	-2325.0	-389.0
169	D7	-2250.0	-389.0
170	D6	-2175.0	-389.0
171	D6	-2100.0	-389.0
172	D5	-2025.0	-389.0
173	D5	-1950.0	-389.0
174	D4	-1875.0	-389.0
175	D4	-1800.0	-389.0
176	D3	-1725.0	-389.0
177	D3	-1650.0	-389.0
178	D2	-1575.0	-389.0

PAD NO.	PIN Name	X	Y
179	D2	-1500.0	-389.0
180	D1	-1425.0	-389.0
181	D1	-1350.0	-389.0
182	D0	-1275.0	-389.0
183	D0	-1200.0	-389.0
184	VDD	-1125.0	-389.0
185	T0	-1050.0	-389.0
186	T1	-975.0	-389.0
187	T2	-900.0	-389.0
188	Т3	-825.0	-389.0
189	T4	-750.0	-389.0
190	T5	-675.0	-389.0
191	Т6	-600.0	-389.0
192	Т7	-525.0	-389.0
193	Т8	-450.0	-389.0
194	VRS	-375.0	-389.0
195	ERD	-300.0	-389.0
196	ERD	-225.0	-389.0
197	RWR	-150.0	-389.0
198	RWR	-75.0	-389.0
199	A0	0.0	-389.0
200	A0	75.0	-389.0
201	CS	150.0	-389.0
202	CS	225.0	-389.0
203	IMS	300.0	-389.0
204	VDD	375.0	-389.0
205	PS	450.0	-389.0
206	T11	525.0	-389.0
207	T10	600.0	-389.0
208	VDD	675.0	-389.0
209	osc	750.0	-389.0
210	osc	825.0	-389.0
211	V0	900.0	-389.0
212	V0	975.0	-389.0
213	V0	1050.0	-389.0
214	V0	1125.0	-389.0
	•	•	•

PAD NO.	PIN Name	Х	Y
215	V1	1200.0	-389.0
216	V2	1275.0	-389.0
217	V3	1350.0	-389.0
218	V4	1425.0	-389.0
219	VSS2	1500.0	-389.0
220	VSS2	1575.0	-389.0
221	VSS2	1650.0	-389.0
222	VSS2	1725.0	-389.0
223	VSS2	1800.0	-389.0
224	VSS2	1875.0	-389.0
225	VSS2	1950.0	-389.0
226	VSS2	2025.0	-389.0
227	VSS2	2100.0	-389.0
228	VSS2	2175.0	-389.0
229	VSS2	2250.0	-389.0
230	VSS2	2325.0	-389.0
231	VSS	2400.0	-389.0
232	VSS	2475.0	-389.0
233	VSS	2550.0	-389.0
234	VSS	2625.0	-389.0
235	VSS	2700.0	-389.0
236	VSS	2775.0	-389.0
237	VLCDIN	2850.0	-389.0
238	VLCDIN	2925.0	-389.0
239	VLCDIN	3000.0	-389.0
240	VLCDIN	3075.0	-389.0
241	VLCDIN	3150.0	-389.0
242	VLCDIN	3225.0	-389.0
243	VLCDOUT	3300.0	-389.0

PAD NO.	PIN Name	Х	Υ
244	VLCDOUT	3375.0	-389.0
245	VLCDOUT	3450.0	-389.0
246	VLCDOUT	3525.0	-389.0
247	VLCDOUT	3600.0	-389.0
248	VLCDOUT	3675.0	-389.0
249	RES	3768.5	-389.0
250	COMS2	3864.5	-389.0
251	COM[64]	3940.0	-389.0
252	COM[63]	4015.5	-389.0
253	COM[62]	4091.0	-389.0
254	COM[61]	4166.5	-389.0
255	COM[60]	4242.0	-389.0
256	COM[59]	4317.5	-389.0
257	COM[58]	4393.0	-389.0
258	COM[57]	4468.5	-389.0
259	COM[56]	4544.0	-389.0
260	COM[55]	4619.5	-389.0
261	COM[54]	4695.0	-389.0
262	COM[53]	4998.5	-373.5
263	COM[52]	4998.5	-298.0
264	COM[51]	4998.5	-222.5
265	COM[50]	4998.5	-147.0
266	COM[49]	4998.5	-71.5
267	COM[48]	4998.5	4.0
268	COM[47]	4998.5	79.5
269	COM[46]	4998.5	155.0
270	COM[45]	4998.5	230.5
271	COM[44]	4998.5	306.0
272	COM[43]	4998.5	381.5

Pad Center Coordinates(REVERSE,MY=1)

ı uu ocıı		amates(i	
PAD NO.	PIN Name	Х	Υ
1	COM[22]	4681.0	389.0
2	COM[23]	4605.5	389.0
3	COM[24]	4530.0	389.0
4	COM[25]	4454.5	389.0
5	COM[26]	4379.0	389.0
6	COM[27]	4303.5	389.0
7	COM[28]	4228.0	389.0
8	COM[29]	4152.5	389.0
9	COM[30]	4077.0	389.0
10	COM[31]	4001.5	389.0
11	Reserve	3926.0	389.0
12	Reserve	3850.5	389.0
13	SEG[0]	3775.0	389.0
14	SEG[1]	3699.5	389.0
15	SEG[2]	3624.0	389.0
16	SEG[3]	3548.5	389.0
17	SEG[4]	3473.0	389.0
18	SEG[5]	3397.5	389.0
19	SEG[6]	3322.0	389.0
20	SEG[7]	3246.5	389.0
21	SEG[8]	3171.0	389.0
22	SEG[9]	3095.5	389.0
23	SEG[10]	3020.0	389.0
24	SEG[11]	2944.5	389.0
25	SEG[12]	2869.0	389.0
26	SEG[13]	2793.5	389.0
27	SEG[14]	2718.0	389.0
28	SEG[15]	2642.5	389.0
29	SEG[16]	2567.0	389.0
30	SEG[17]	2491.5	389.0
31	SEG[18]	2416.0	389.0
32	SEG[19]	2340.5	389.0
33	SEG[20]	2265.0	389.0
34	SEG[21]	2189.5	389.0
35	SEG[22]	2114.0	389.0

PAD NO.	PIN Name	Х	Y
36	SEG[23]	2038.5	389.0
37	SEG[24]	1963.0	389.0
38	SEG[25]	1887.5	389.0
39	SEG[26]	1812.0	389.0
40	SEG[27]	1736.5	389.0
41	SEG[28]	1661.0	389.0
42	SEG[29]	1585.5	389.0
43	SEG[30]	1510.0	389.0
44	SEG[31]	1434.5	389.0
45	SEG[32]	1359.0	389.0
46	SEG[33]	1283.5	389.0
47	SEG[34]	1208.0	389.0
48	SEG[35]	1132.5	389.0
49	SEG[36]	1057.0	389.0
50	SEG[37]	981.5	389.0
51	SEG[38]	906.0	389.0
52	SEG[39]	830.5	389.0
53	SEG[40]	755.0	389.0
54	SEG[41]	679.5	389.0
55	SEG[42]	604.0	389.0
56	SEG[43]	528.5	389.0
57	SEG[44]	453.0	389.0
58	SEG[45]	377.5	389.0
59	SEG[46]	302.0	389.0
60	SEG[47]	226.5	389.0
61	SEG[48]	151.0	389.0
62	SEG[49]	75.5	389.0
63	SEG[50]	0.0	389.0
64	SEG[51]	-75.5	389.0
65	SEG[52]	-151.0	389.0
66	SEG[53]	-226.5	389.0
67	SEG[54]	-302.0	389.0
68	SEG[55]	-377.5	389.0
69	SEG[56]	-453.0	389.0
70	SEG[57]	-528.5	389.0

PAD NO.	PIN Name	Х	Y
71	SEG[58]	-604.0	389.0
72	SEG[59]	-679.5	389.0
73	SEG[60]	-755.0	389.0
74	SEG[61]	-830.5	389.0
75	SEG[62]	-906.0	389.0
76	SEG[63]	-981.5	389.0
77	SEG[64]	-1057.0	389.0
78	SEG[65]	-1132.5	389.0
79	SEG[66]	-1208.0	389.0
80	SEG[67]	-1283.5	389.0
81	SEG[68]	-1359.0	389.0
82	SEG[69]	-1434.5	389.0
83	SEG[70]	-1510.0	389.0
84	SEG[71]	-1585.5	389.0
85	SEG[72]	-1661.0	389.0
86	SEG[73]	-1736.5	389.0
87	SEG[74]	-1812.0	389.0
88	SEG[75]	-1887.5	389.0
89	SEG[76]	-1963.0	389.0
90	SEG[77]	-2038.5	389.0
91	SEG[78]	-2114.0	389.0
92	SEG[79]	-2189.5	389.0
93	SEG[80]	-2265.0	389.0
94	SEG[81]	-2340.5	389.0
95	SEG[82]	-2416.0	389.0
96	SEG[83]	-2491.5	389.0
97	SEG[84]	-2567.0	389.0
98	SEG[85]	-2642.5	389.0
99	SEG[86]	-2718.0	389.0
100	SEG[87]	-2793.5	389.0
101	SEG[88]	-2869.0	389.0
102	SEG[89]	-2944.5	389.0
103	SEG[90]	-3020.0	389.0
104	SEG[91]	-3095.5	389.0
105	SEG[92]	-3171.0	389.0
106	SEG[93]	-3246.5	389.0

PAD NO.	PIN Name	Х	Υ
107	SEG[94]	-3322.0	389.0
108	SEG[95]	-3397.5	389.0
109	SEG[96]	-3473.0	389.0
110	SEG[97]	-3548.5	389.0
111	SEG[98]	-3624.0	389.0
112	SEG[99]	-3699.5	389.0
113	SEG[100]	-3775.0	389.0
114	SEG[101]	-3850.5	389.0
115	COMS1	-3926.0	389.0
116	COM[64]	-4001.5	389.0
117	COM[63]	-4077.0	389.0
118	COM[62]	-4152.5	389.0
119	COM[61]	-4228.0	389.0
120	COM[60]	-4303.5	389.0
121	COM[59]	-4379.0	389.0
122	COM[58]	-4454.5	389.0
123	COM[57]	-4530.0	389.0
124	COM[56]	-4605.5	389.0
125	COM[55]	-4681.0	389.0
126	COM[54]	-4998.5	381.5
127	COM[53]	-4998.5	306.0
128	COM[52]	-4998.5	230.5
129	COM[51]	-4998.5	155.0
130	COM[50]	-4998.5	79.5
131	COM[49]	-4998.5	4.0
132	COM[48]	-4998.5	-71.5
133	COM[47]	-4998.5	-147.0
134	COM[46]	-4998.5	-222.5
135	COM[45]	-4998.5	-298.0
136	COM[44]	-4998.5	-373.5
137	COM[43]	-4694.5	-389.0
138	COM[42]	-4619.0	-389.0
139	COM[41]	-4543.5	-389.0
140	COM[40]	-4468.0	-389.0
141	COM[39]	-4392.5	-389.0
142	COM[38]	-4317.0	-389.0


PAD NO.	PIN Name	Х	Υ
143	COM[37]	-4241.5	-389.0
144	COM[36]	-4166.0	-389.0
145	COM[35]	-4090.5	-389.0
146	COM[34]	-4015.0	-389.0
147	COM[33]	-3939.5	-389.0
148	COM[32]	-3864.0	-389.0
149	Т9	-3750.0	-389.0
150	VDD	-3675.0	-389.0
151	VDD	-3600.0	-389.0
152	VDD	-3525.0	-389.0
153	VDD	-3450.0	-389.0
154	VDD	-3375.0	-389.0
155	VDD	-3300.0	-389.0
156	VDD2	-3225.0	-389.0
157	VDD2	-3150.0	-389.0
158	VDD2	-3075.0	-389.0
159	VDD2	-3000.0	-389.0
160	VDD2	-2925.0	-389.0
161	VDD2	-2850.0	-389.0
162	162 VDD2 -2775		-389.0
163	VDD2	-2700.0	-389.0
164	VDD2 -2625.0		-389.0
165	VDD2	-2550.0	-389.0
166	VDD2	-2475.0	-389.0
167	VDD2	-2400.0	-389.0
168	D7	-2325.0	-389.0
169	D7	-2250.0	-389.0
170	D6	-2175.0	-389.0
171	D6	-2100.0	-389.0
172	D5	-2025.0	-389.0
173	D5	-1950.0	-389.0
174	D4	-1875.0	-389.0
175	D4	-1800.0	-389.0
176	D3 -1725.0		-389.0
177	D3	-1650.0	-389.0
178	D2	-1575.0	-389.0

PAD NO.	PIN Name	Х	Y
179	D2	-1500.0	-389.0
180	D1	-1425.0	-389.0
181	D1	-1350.0	-389.0
182	D0	-1275.0	-389.0
183	D0	-1200.0	-389.0
184	VDD	-1125.0	-389.0
185	ТО	-1050.0	-389.0
186	T1	-975.0	-389.0
187	T2	-900.0	-389.0
188	T3	-825.0	-389.0
189	T4	-750.0	-389.0
190	T5	-675.0	-389.0
191	Т6	-600.0	-389.0
192	T7	-525.0	-389.0
193	Т8	-450.0	-389.0
194	VRS	-375.0	-389.0
195	ERD	-300.0	-389.0
196	ERD	-225.0	-389.0
197	RWR	-150.0	-389.0
198	RWR	-75.0	-389.0
199	A0	0.0	-389.0
200	A0	75.0	-389.0
201	CS	150.0	-389.0
202	CS	225.0	-389.0
203	IMS	300.0	-389.0
204	VDD	375.0	-389.0
205	PS	450.0	-389.0
206	T11	525.0	-389.0
207	T10	600.0	-389.0
208	VDD	675.0	-389.0
209	OSC	750.0	-389.0
210	osc	825.0	-389.0
211	V0	900.0	-389.0
212	V0	975.0	-389.0
213	V0	1050.0	-389.0
214	V0	1125.0	-389.0

PAD NO.	PIN Name	Х	Υ
215	15 V1 1200		-389.0
216	V2	1275.0	-389.0
217	V3	1350.0	-389.0
218	V4	1425.0	-389.0
219	VSS2	1500.0	-389.0
220	VSS2	1575.0	-389.0
221	VSS2	1650.0	-389.0
222	VSS2	1725.0	-389.0
223	VSS2	1800.0	-389.0
224	VSS2	1875.0	-389.0
225	VSS2	1950.0	-389.0
226	VSS2	2025.0	-389.0
227	VSS2	2100.0	-389.0
228	VSS2	2175.0	-389.0
229	VSS2	2250.0	-389.0
230	VSS2	2325.0	-389.0
231	VSS	2400.0	-389.0
232	VSS	2475.0	-389.0
233	VSS	2550.0	-389.0
234	VSS	2625.0	-389.0
235	VSS	2700.0	-389.0
236	VSS	2775.0	-389.0
237	VLCDIN	2850.0	-389.0
238	VLCDIN	2925.0	-389.0
239	VLCDIN	3000.0	-389.0
240	VLCDIN	3075.0	-389.0
241	VLCDIN	3150.0	-389.0
242	VLCDIN	3225.0	-389.0
243	VLCDOUT	3300.0	-389.0

PAD NO.	PIN Name	Х	Υ
244	VLCDOUT	3375.0	-389.0
245	VLCDOUT	3450.0	-389.0
246	VLCDOUT	3525.0	-389.0
247	VLCDOUT	3600.0	-389.0
248	VLCDOUT	3675.0	-389.0
249	RES	3768.5	-389.0
250	COMS2	3864.5	-389.0
251	COM[0]	3940.0	-389.0
252	COM[1]	4015.5	-389.0
253	COM[2]	4091.0	-389.0
254	COM[3]	4166.5	-389.0
255	COM[4]	4242.0	-389.0
256	COM[5]	4317.5	-389.0
257	COM[6]	4393.0	-389.0
258	COM[7]	4468.5	-389.0
259	COM[8]	4544.0	-389.0
260	COM[9]	4619.5	-389.0
261	COM[10]	4695.0	-389.0
262	COM[11]	4998.5	-373.5
263	COM[12]	4998.5	-298.0
264	COM[13]	4998.5	-222.5
265	COM[14]	4998.5	-147.0
266	COM[15]	4998.5	-71.5
267	COM[16]	4998.5	4.0
268	COM[17]	4998.5	79.5
269	COM[18]	4998.5	155.0
270	COM[19]	4998.5	230.5
271	COM[20]	4998.5	306.0
272	COM[21]	4998.5	381.5

4. BLOCK DIAGRAM



5. PINNING DESCRIPTIONS

Pin Name	I/O			Description		No. of Pins	
Lcd driver outputs		<u> </u>					
		LCD segment This display da driver.	•	signal control the	output voltage of segmer	nt	
		Display data	M (Internal)	Segment driver Normal display	output voltage Reverse display		
SEG0 to SEG101	0	Н	Н	VLCD	V ₂	102	
		Н	L	V _{SS}	V ₃		
		L	Н	V ₂	VLCD		
		L	L	V ₃	V _{SS}		
		Power sa	ave mode	V_{SS}	V _{SS}		
		LCD column d This internal so common drivel Display data	canning data a	Common driver	output voltage of output voltage		
COM0 to COM64	0	Н	Н		V _{SS}	65	
	Н	L	VLCD				
		L	Н		V ₁		
		L	L		V ₄		
		Power sa	Power save mode V _{SS}				
COMS	0		Common output for the icons The output signals of two pins are same. When not used, this pin should				
MICROPROCESSOR	INTERFACI						
P/S	I	Microprocesso P/S= " H ": par P/S= " L ": seri When P/S=" L RD (E) and WI	allel data inpu al data input. ",D0 to D5 are	t. e fixed to " H ".		1	
IMS	I	P/S " H " " H " " L "	" H " " H " 6800-series parallel MPU interface " H " " L " 8080-series parallel MPU interface		1		
CSB	I	Chip select inp Data/instructio is non-active, I When CSB pin	" L " I ² C interface Chip select input pins Data/instruction I/O is enabled only when CSB is " L ". When chip select is non-active, DB0 to DB7 is high impedance. When CSB pin in two line interface, this pin should fix to " H"				
RESB	1	Reset input pir When RESET		zation is executed	I.	1	
A0	I	It determines v A0=" H ": Indic A0=" L ": Indica	hen RESET is " L ", initialization is executed. determines whether the data bits are data or a command. D=" H ": Indicates that D0 to D7 are display data. D=" L ": Indicates that D0 to D7 are control data. D pin in I ² C interface, this pin should fix to " H"				

		Read/W	rite execution c	ontrol nin		
		IMS			Description	
14/D/D440		H	MPU type 6800-series	/WR(R/W	Description Read/Write control input pin R/W=" H ": read R/W=" L": write	
/WR(R/W)	I I	L	8080-series	/WR	Write enable clock input pin The data on D0 to D7 are latched at the rising edge of the /WR signal	2
		When in	the serial inter	face must	ixed to " H ".	
		Read/W	rite execution c	ontrol pin		
		IMS	MPU Type	/RD (E)	Description	
/RD (E)	I	Н	6800-series	E	Read/Write control input pin R/W=" H ": When E is " H ", D0 to D7 are in an output status. R/W=" L ": The data on D0 to D7 are latched at the falling edge of the E signal.	2
		L	8080-series	/RD	Read enable clock input pin When /RD is " L ", D0 to D7 are in an output status.	
		When in the serial interface must fixed to " H ".				
D5 to D0 D6 (SI) D7 (SCL)		8-bit bi-comicropro When ch When th D7: seria D6: seria D5, D4,	directional data bucessor data bunip select is not ne serial interfal input clock (Sal input data (SlD3, D2, D1, D0	bus that is is. active, D0 ace select GCL) b: must fix t		
D0 to D1 (SA) D2 to D3 (SDA_OUT) D4 to D6 (SDA_IN) D7 (SCL)	I/O	D5, D4, D3, D2, D1, D0: must fix to "H" When chip select is not active, D0 to D7 is high impedance. When the serial interface selected (P/S=" L " & IMS="L"): I²C D7: serial clock input (SCL) D6, D5, D4: serial input data (SDA_IN) D3, D2: (SDA_OUT) serial data acknowledge for the I²C interface. By connecting SDA_OUT to SDA_IN externally, the SDA line becomes fully I²C interface compatible. Having the acknowledge output separated from the serial data line is advantageous in chip on glass (COG) applications. In COG application where the track resistance from the SDA_OUT pad to the system SDA line can be significant, a potential divider is generated by the bus pull-up resistor and the ITO track resistance. It is possible the during the acknowledge cycle the ST7558 will not be able to create a valid logic 0 level. By splitting the SDA_IN input from the SDA_OUT output the device could be used in a mode that ignores the acknowledge bit. In COG applications where the acknowledge cycle is required, it is necessary to minimize the track resistance from the SDA_OUT pad to the system SDA line to guarantee a valid low level. D6, D5,D2 must be connected together (SDA) D1, D0: Is slave address (SA) bit1, 0, must fix to "H" or "L" Chip select input pins "CSB" not used must fix to "H"				16

CD DRIVER SUPPI	LY		
osc	I	When the on-chip oscillator is used, this input must be connected to VDD. An external clock signal, if used, is connected to this input. If the oscillator and external clock are both inhibited by connecting the OSC pin to VSS the display is not clocked and may be left in a DC state. To avoid this, the chip should always be put into Power Down Mode before stopping the clock.	
ower Supply Pins			
	Power	Digital Ground.	
V_{SS1}	Supply	The 2 supply rails V_{SS1} and V_{SS2} must be connected together.	6
	Power	Analog Ground.	
$V_{\rm SS2}$	Supply	The 2 supply rails V_{SS1} and V_{SS2} must be connected together.	12
	Power	Digital Supply voltage.	
V_{DD1}	Supply	The 2 supply rails V_{DD1} and V_{DD2} could be connected together. If Digital Option pin is high, must be this level	9
	Power	Analog Supply voltage.	
V _{DD2} Supp		The 2 supply rails V_{DD1} and V_{DD2} could be connected together.	12
	Power	If the internal voltage generator is used, the V _{LCDIN} & V _{LCDOUT} must be	
V_{LCDOUT}	Supply	connected together and series one capacitor to VSS2.	6
	Power	If an external supply is used this pin must be left open. If the internal voltage generator is used, the V _{LCDIN} & V _{LCDOUT} must be	
V_{LCDIN}		connected together. An external supply voltage can be supplied using the V _{LCDIN} pad. This pad is for external multiple voltage input. In this	6
	Supply	case, VLCDOUT has to be left open,	
V0 V4 V2 V2 V4	Power	This is a multi-level power supply for the liquid crystal.	0
V0,V1, V2, V3, V4	Supply	V _{LCDIN} ≥V0 ≥V1≥V2≥V3≥V4≥VSS	8
VDC	Power	Monitor Voltage Regulator level, must be left open.	
VRS Supply			1
est Pin		· · · · · · · · · · · · · · · · · · ·	
Test0~Test11	т	To test used. Test0~Test8 must floating Test9 could be connected out for monitor the VLCD(V0) voltage Test10 must connect to VSS Test11 must connect to VDD	11
Reserve Pin		ALL Reserve Pin must floating	
		<u> </u>	

ST7558 I/O PIN ITO Resister Limitation

PIN Name	ITO Resister
PS,IMS,OSC	No Limitation
T1~T8, VRS, V1 , V2 , V3 , V4	Floating
Vdd1, Vdd2, Vss1, Vss2 , Vlcdin , Vlcdout	<100Ω
Т9,V0	<500Ω
A0,/WR,/RD,CSB, D0D7	<1ΚΩ
RESB	<10ΚΩ

6. FUNCTIONS DESCRIPTION

MICROPROCESSOR INTERFACE

Chip Select Input

There is CSB pin for chip selection. The ST7558 can interface with an MPU when CSB is "L". When CSB is "H", these pins are set to any other combination, A0, /RD(E), and /WR(R/W) inputs are disabled and D0 to D7 are to be high impedance. And, in case of serial interface, the internal shift register and the counter are reset.

Parallel / Serial Interface

ST7558 has four types of interface with an MPU, which are two serial and two parallel interfaces. This parallel or serial interface is determined by P/S pin as shown in table 1.

Table 1. Parallel/Serial Interface Mode

Туре	P/S	IMS	CSB	Interface mode
Parallel	Н	Н	CSB	6800-series MPU interface
Parallel H	П	L	CSB	8080-series MPU interface
Carial		Н	CSB	4-pin SPI interface
Serial	L	L		I ² C interface

Parallel Interface (P/S = "H")

The 8-bit bi-directional data bus is used in parallel interface and the type of MPU is selected by IMS as shown in table 2. The type of data transfer is determined by signals at A0, /RD (E) and /WR(R/W) as shown in table 3.

Table 2. Microprocessor Selection for Parallel Interface

IMS	CSB	A0	/RD (E)	/WR (R/W)	DB0 to DB7	MPU bus
Н	CSB	Α0	E	R/W	DB0 to DB7	6800-series
L	CSB	A0	/RD	/WR	DB0 to DB7	8080-series

Table 3. Parallel Data Transfer

Common	6800-series		8080-series		
DC	Е	R/W	/RD	/WR	Description
RS	(/RD)	(/WR)	(E)	(R/W)	
Н	Н	Н	L	Н	Display data read out
Н	Н	L	Н	L	Display data write
L	Н	Н	L	Н	Register status read
L	Н	L	Н	L	Writes to internal register (instruction)


NOTE: When /RD (E) pin is always pulled high for 6800-series interface, it can be used CSB for enable signal. In this case, interface data is latched at the rising edge of CSB and the type of data transfer is determined by signals at A0, /WR(R/W) as in case of 6800-series mode.

Serial Interface (P/S=" L ")

Serial Mode	P/S	IMS	CSB	Α0	Description
4-line SPI interface	L	Н	CSB	Used	Write only
I ² C interface	L	L	Not Used Fix to "H"	Not Used Fix to "H"	Write only

IMS=" L ", P/S=" H ": 4-line SPI interface

When the ST7558 is active (CSB="L"), serial data (D6) and serial clock (D7) inputs are enabled. And not active, the internal 8-bit shift register and the 3-bit counter are reset. The display data/command indication may be controlled either via software or the Register Select (A0) Pin, based on the setting of P/S. When the A0 pin is used (IMS = "H"), data is display data when A0 is high, and command data when A0 is low. When A0 is not used (IMS = "L"), the LCD Driver will receive command from MCU by default. If messages on the data pin are data rather than command, MCU should send Data direction command to control the data direction and then one more command to define the number of data bytes will be write. After these two continuous commands are sending, the following messages will be data rather than command. Serial data can be read on the rising edge of serial clock going into D7 and processed as 8-bit parallel data on the eighth serial clock. And the DDRAM column address pointer will be increased by one automatically. The next bytes after the display data string are handled as command data.



IMS=" L ", P/S=" L ": I2C Interface

It could not read Data or Instruction from ST7558 (except Acknowledge signal).

SCL: serial clock input SDA IN: serial data input

SDA OUT: acknowledge response output

Slave address could set from "0111100" to "0111111".

The I^2C interface send RAM data and executes the commands sent via the I^2C Interface. It could send data in to the RAM. The I^2C Interface is two-line communication between different ICs or modules. The two lines are a Serial Data line (SDA) and a Serial Clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

BIT TRANSFER

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse because changes in the data line at this time will be interpreted as a control signal. Bit transfer is illustrated in Fig.3.

START AND STOP CONDITIONS

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P). The START and STOP conditions are illustrated in Fig.4.

SYSTEM CONFIGURATION


The system configuration is illustrated in Fig.5.


- · Transmitter: the device, which sends the data to the bus
- · Master: the device, which initiates a transfer, generates clock signals and terminates a transfer
- · Slave: the device addressed by a master
- · Multi-Master: more than one master can attempt to control the bus at the same time without corrupting the message
- · Arbitration: procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted
- · Synchronization: procedure to synchronize the clock signals of two or more devices.


ACKNOWLEDGE


Acknowledge signal (ACK) is not BF signal in parallel interface.

Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. A master receiver must also generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end-of-data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition. Acknowledgement on the I²C Interface is illustrated in Fig.6.









I²C Interface protocol


The ST7558 supports command, data write addressed slaves on the bus.

Before any data is transmitted on the I^2C Interface, the device, which should respond, is addressed first. Four 7-bit slave addresses (01111**00** to 01111**11**) are reserved for the ST7558. The R/W is assigned to 0 for Write only. The I^2C Interface protocol is illustrated in Fig.7.

The sequence is initiated with a START condition (S) from the I^2C Interface master, which is followed by the slave address. All slaves with the corresponding address acknowledge in parallel, all the others will ignore the I^2C Interface transfer. After acknowledgement, one or more command words follow which define the status of the addressed slaves.

A command word consists of a control byte, which defines Co and RS, plus a data byte.

The last control byte is tagged with a cleared most significant bit (i.e. the continuation bit Co). After a control byte with a cleared Co bit, only data bytes will follow. The state of the RS bit defines whether the data byte is interpreted as a command or as RAM data. All addressed slaves on the bus also acknowledge the control and data bytes. After the last control byte, depending on the RS bit setting; either a series of display data bytes or command data bytes may follow. If the RS bit is set to logic 1, these display bytes are stored in the display RAM at the address specified by the data pointer. The data pointer is automatically updated and the data is directed to the intended ST558 device. If the RS bit of the last control byte is set to logic 0, these command bytes will be decoded and the setting of the device will be changed according to the received commands. Only the addressed slave makes the acknowledgement after each byte. At the end of the transmission the I²C INTERFACE-bus master issues a STOP condition (P). If the R/W bit is set to logic 1 the chip will output data immediately after the slave address if the RS bit, which was sent during the last write access, is set to logic 0. If no acknowledge is generated by the master after a byte, the driver stops transferring data to the master.





Busy Flag

The Busy Flag indicates whether the ST7558 is operating or not. When D7 is "H" in read status operation, this device is in busy status and will accept only read status instruction. If the cycle time is correct, the microprocessor needs not to check this flag before each instruction, which improves the MPU performance.

Data Transfer

The ST7558 uses bus holder and internal data bus for data transfer with the MPU. When writing data from the MPU to on-chip RAM, data is automatically transferred from the bus holder to the RAM as shown in figure 8. And when reading data from on-chip RAM to the MPU, the data for the initial read cycle is stored in the bus holder (dummy read) and the MPU reads this stored data from bus holder for the next data read cycle as shown in figure 9. This means that a dummy read cycle must be inserted between each pair of address sets when a sequence of address sets is executed. Therefore, the data of the specified address cannot be output with the read display data instruction right after the address sets, but can be output at the second read of data.





DISPLAY DATA RAM (DDRAM)

The ST7558 contains a 65X102 bit static RAM that stores the display data. The display data RAM store the dot data for the LCD. It has a 65(8 pageX8 +1) X102, and extra ICOM. There is a direct correspondence between X-address and column output number. It is 65-row by 102-column addressable array. Each pixel can be selected when the page and column addresses are specified. The 65 rows are divided into 8 pages of 8 lines and 1 page of 1 line. Data is read from or written to the 8 lines of each page directly through D0 to D7. The display data of D0 to D7 from the microprocessor correspond to the LCD common lines. The microprocessor can read from and write to RAM through the I/O buffer. Since the LCD controller operates independently, data can be written into RAM at the same time as data is being displayed without causing the LCD flicker.

Page Address Circuit

This circuit is for providing a Page Address to Display Data RAM shown in figure 10. It incorporates 4-bit Page Address register changed by only the "Set Page" instruction. Page Address 9 is a special RAM area for the icons and display data D0 is only valid.

Column Address Circuit

Column Address Circuit has an 8-bit preset counter that provides Column Address to the Display Data RAM as shown in figure 10. The display data RAM column address is specified by the Column Address Set command. The specified column address is incremented (+1) with each display data read/write command. This allows the MPU display data to be accessed continuously.

Register MX and MY selection instruction makes it possible to invert the relationship between the Column Address and the segment outputs. It is necessary to rewrite the display data on built-in RAM after issuing MX select instruction.

		SEG Output
SEG Output		
MX	SEG0	SEG101
"0"	seg0	→ Segment Address → seg101
"1"	seg101	← Segment Address ← seg0

ADDRESSING


Data is downloaded in bytes into the RAM matrix of ST7558 as indicated in Figs.10, 11,12. The display RAM has a matrix of 65 by 102 bits. The address pointer addresses the columns. The address ranges are: X 0 to 101 (1100101), Y 0 to 8 (1000). Addresses outside these ranges are not allowed.

In vertical addressing mode (V=1) the Y address increments after each byte (see Fig.11). After the last Y address (Y = 8) Y wraps around to 0 and X increments to address the next column.

In horizontal addressing mode (V=0) the X address increments after each byte (see Fig.12). After the last X address (X=101) X wraps around to 0 and Y increments to address the next row.

After the very last address (X = 101, Y = 8) the address pointers wrap around to address (X = 0, Y = 0)

Data structure






Fig.11 Sequence of writing data bytes into RAM with vertical addressing (V=1)




Fig.12 sequence of writing data bytes into RAM with horizontal addressing (V=0)

D3	2	ddre																						Li	ine				
נט	D2	D1	D0	Data																					dress	<u> </u>		 	COM Output
				D0																					OH			_	COM0
				D1 D2																					1H 2H				COM1 COM2
				D3										Page											2H 3H				COM2 COM3
0	0	0	0	D4										0											4H				COM4
				D5																					5H				COM5
				D6 D7																					6H 7H				COM6 COM7
				D0																					/п 8H				COM7
				D1			j .																	0	9H				COM9
				D2										ъ											AH				COM10
0	0	0	1	D3 D4										Page 1											BH CH				COM11 COM12
				D5			Ï																	01	DH				COM13
				D6																					EH				COM14
				D7 D0																					FH 0H				COM15 COM16
				D1																					1H				COM17
				D2																				1:	2H				COM18
0	0	1	0	D3										Page											3H				COM19
				D4 D5						!	\vdash			2	-									1-	4H 5H				COM20 COM21
				D6						L														1	6H				COM22
				D7																					7H				COM23
				D0 D1						 	$\vdash\vdash$				-	\vdash									8H 9H				COM24 COM25
				D2																					AH				COM26
0	0	1	1	D3										Page											ВН				COM27
		•		D4 D5										3											CH DH				COM28 COM29
				D6																					EH				COM29
				D7																				1	FH				COM31
				D0																					OH				COM32
				D1 D2																					1H 2H				COM33 COM34
0	1	0	0	D3										Page											3H				COM35
١	1	U	U	D4										4											4H				COM36
				D5 D6																					5H 6H				COM37 COM38
				D7																					7H				COM39
				D0																					8H				COM40
				D1 D2																					9H AH				COM41 COM42
				D3										Page											ВН				COM42 COM43
0	1	0	1	D4										5										20	CH				COM44
				D5																					DH				COM45
				D6 D7																					EH FH				COM46 COM47
_				D0																				_	0H				COM48
				D1																				3	1H				COM49
				D2 D3										Page										3	2H 3H				COM50 COM51
0	1	1	0	D3										6										3.	4H				COM51
				D5																				3.	5H				COM53
				D6 D7						1	$\vdash \vdash$				<u> </u>									3	6H 7H				COM54 COM55
\dashv				D/ D0							H										\vdash			3	/H 8H				COM56
				D1																				3	9H				COM57
				D2						Ļ	\square			D										3,	AH				COM58
0	1	1	1	D3 D4						!	\vdash			Page 7	-										BH CH				COM59 COM60
				D5						L				-										31	DH				COM61
				D6																				31	EH				COM62
_				D7 D0							\vdash														FH 0H				COM63 COM64
1	0	0	0	100							H			Page										4	U11				COM104
														8															
1	0	0	1	D0										Page 9										4	3H				ICON(COMS)
					00	0.1	02	03	04	05	90	07	80		5D	5E	5F	09	61	62	63	64	65	0	D0	nt ss			
					9	49	89	62	19	09	SF.	5E	3D		08	07	90	05	04	03	02	10	00	1	2	Column address			_
					$\mathbf{S}0$	S1	S2	S3	\$	S5			88	ıy Da			S95			868	899	\$100	S101		COnt		į		

Oscillator

The on-chip oscillator provides the clock signal for the display system. No external components are required and the OSC input must be connected to VDD. An external clock signal, if used, is connected to this input.

Display Timing Generator Circuit

This circuit generates some signals to be used for displaying LCD. The display clock, CL (internal), generated by oscillation clock, generates the clock for the line counter and the signal for the display data latch. The line address of on-chip RAM is generated in synchronization with the display clock and the display data latch circuit latches the 102-bit display data in synchronization with the display clock. The display data, which is read to the LCD driver, is completely independent of the access to the display data RAM from the microprocessor. The display clock generates an LCD AC signal (M) which enables the LCD driver to make a AC drive waveform, and also generates an internal common timing signal and start signal to the common driver. Driving waveform and internal timing signal are shown in Figure 13.





Fig.13 2-frame AC Driving Waveform (Duty Ratio: 1/65)

LCD DRIVER CIRCUIT

65-channel common drivers and 102-channel segment drivers configure this driver circuit. This LCD panel driver voltage depends on the combination of display data and M signal.



7. RESET CIRCUIT

Setting RESB to "L" or Reset instruction can initialize internal function.

When RESB becomes "L", following procedure is executed

Page address: 0 Column address: 0

COM Scan Direction MY: 0 SEG Select Direction MX: 0

Oscillator: OFF

Power down mode (PD = 1)
Horizontal addressing (V = 0)
normal instruction set (H = 0)
Display OFF (D = E = 0)

Address counter X [6:0] = 0, Y [2:0] = 0

Bias system (BS [2:0] = 0)

VLCD is equal to 0; the HV generator is switched off (VOP [6:0] = 0)

After power-on, RAM data are undefined

While RESB is "L" or reset instruction is executed, no instruction except read status can be accepted. Reset status appears at DB6. After DB6 becomes "L", any instruction can be accepted. RESB must be connected to the reset pin of the MPU, and initialize the MPU and this LSI at the same time. The initialization by RESB is essential before used.

8. INSTRUCTION TABLE

INCTRUCTION		WR			С	OMMA	ND BYT	E			DECODIDATION
INSTRUCTION	A0	(R/W)	D7	D6	D5	D4	D3	D2	D1	D0	DESCRIPTION
H=0 or 1											
NOP	0	0	0	0	0	0	0	0	0	0	No operation
Reset	0	0	0	0	0	0	0	0	1	1	Internal reset
Function set	0	0	0	0	1	0	0	PD	٧	Н	Power-down; entry mode; Extended instruction control
Ext. display control	0	0	0	0	1	0	1	MX	MY	0	Mirror X, Mirror Y
Read status byte	0	1	PD	RST	BUSY	D	Е	1	0	1	Read status byte
Read data	1	1	D ₇	D ₆	D_5	D_4	D ₃	D ₂	D_1	D_0	Read data from RAM
Write data	1	0	D ₇	D_6	D_5	D_4	D ₃	D_2	D ₁	D ₀	Write data to RAM

INCTRUCTION	•	WR			(OMMA	ND BYT	E			DECODIDATION
INSTRUCTION	A0	(R/W)	D7	D6	D5	D4	D3	D2	D1	D0	DESCRIPTION
H=0											
Set V _{LCD} range	0	0	0	0	0	1	0	0	0	PRS	V _{LCD} range L/H select
Display control	0	0	0	0	0	0	1	D	0	Е	Set display configuration
Set Y address of RAM	0	0	0	1	0	0	Y ₃	Y ₂	Y ₁	Y ₀	Sets Y address of RAM 0 Y 9
Set X address of RAM	0	0	1	X ₆	X ₅	X ₄	X ₃	X ₂	X ₁	X ₀	Sets X address of RAM 0 X 101
H=1											
Booster stages	0	0	0	0	0	0	1	0	PC ₁	PC_0	booster voltage multiplication
S/W Internal register	0	0	0	0	0	0	1	1	1	0	CAN Internal register initial
initial	0	0	0	0	0	1	0	0	1	0	S/W Internal register initial
Bias system	0	0	0	0	0	1	0	BS ₂	BS ₁	BS ₀	Sets bias system (BSx)
Reserved	0	0	0	1	Χ	Χ	Χ	Χ	Χ	Χ	Do not use
Set V _{OP}	0	0	1	V _{OP6}	V _{OP5}	V _{OP4}	V _{OP3}	V _{OP2}	V _{OP1}	V _{OP0}	Write V _{OP} to register

9. INSTRUCTION DESCRIPTION

H="0" or "1"

Reset

This instruction resets initial display line, column address, page address, and common output status select to their initial status. This instruction cannot initialize the LCD power supply, which is initialized by the RESB pin.

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	1	1

!!!caution: this instruction cannot be used when using I2C interface

Function Set

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	0	0	PD	V	Н

Flag	Description
	All LCD outputs at VSS (display off), bias generator and VLCD generator off, VLCD can be
	disconnected, oscillator off (external clock possible), RAM contents not cleared; RAM data
PD	can be written.
	PD=0:chip is active
	PD=1:chip is in power down mode
	When V = 0, the horizontal addressing is selected. The data is written into the DDRAM as
V	shown in Fig13.
V	When V = 1, the vertical addressing is selected. The data is written into the DDRAM as
	shown in Fig12
	When H = 0 the commands 'display control', 'set Y address' and 'set X address'
	can be performed, when H = 1 the others can be executed. The commands 'write data'
Н	and 'function set' can be executed in both cases.
	H=0:use basic instruction set
	H=1:use extended instruction set

Ext. display control

Ext. displ	ay control								
A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	0	1	MX	MY	0

Description
SEG bi-direction selection
MX=0:normal direction (SEG0→SEG101)
MX=1:reverse direction (SEG101→SEG0)
COM bi-direction selection
See Pad Center Coordinates at page 3~10 when using this register

!!!Caution:the common output pad should be care.

The normal direction of common and reverse direction of common have different pad location, only one can be used. On the other hand, you must choose one kind, NORMAL or REVERSE, and these two have different ITO layout. Moreover, using the NORMAL layout, must set MY=0; using the REVERSE layout ,must set MY=1.

PS. The NORMAL and REVERSE pad location table are at page3 ~ page10

Read status byte

Indicates the internal status of the ST7558

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	1	PD	RST	BUSY	D	Е	1	0	1

Flag	Des	crip	tion								
PD	PD:	=0:ch	nip is active								
PD	PD:	=1:ch	nip is in power down mode								
RST	Indi	cates	s the initialization is in progress by RESET signal								
KOI	0: c	hip is	s active,1:chip is being reset								
	The	The device is busy when internal operation or reset. Any instruction is rejected until BUSY									
BUSY	goes LOW.										
ВОЗТ	0:chip is active										
	1:ch	nip is	being busy								
	D	Е	The bits D and E select the display mode.								
	0	0	Display blank								
D,E	0 1 All display segments on										
	1 0 Normal mode										
	1 Inverse video mode										
D2~D0	ST7558 will return the fix data "101" as identification bit										

Write data

8-bit data of Display Data from the microprocessor can be written to the RAM location specified by the column address and page address. The column address is increased by 1 automatically so that the microprocessor can continuously write data to the addressed page. During auto-increment, the column address wraps to 0 after the last column is written.

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
1	0				Write	data			

H="0"

Set V_{LCD} range

V_{LCD} range L/H select

Α0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	1	0	0	0	PRS

PRS=0:VLCD programming range LOW

PRS=1: VLCD programming range HIGH

Display Control

This bits D and E selects the display mode.

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	1	D	0	Е

Flag	Description								
	D	Е	The bits D and E select the display mode.						
	0	0	Display off						
D,E	1	0	Normal display						
	0	1	All display segments on						
	1	1	Inverse video mode						

Set Y address of RAM

Y [3:0] defines the Y address vector address of the display RAM.

	A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
ſ	0	0	0	1	0	0	Y ₃	Y ₂	Y ₁	Y_0

X/Y Address range

Y ₃	Y ₂	Y ₁	Y ₀	CONTENT	ALLOWED X-RANGE
0	0	0	0	Page0 (display RAM)	0 to 101
0	0	0	1	Page1 (display RAM)	0 to 101
0	0	1	0	Page2 (display RAM)	0 to 101
0	0	1	1	Page3 (display RAM)	0 to 101
0	1	0	0	Page4 (display RAM)	0 to 101
0	1	0	1	Page5 (display RAM)	0 to 101
0	1	1	0	Page6 (display RAM)	0 to 101
0	1	1	1	Page7 (display RAM)	0 to 101
1	0	0	0	Page8 (display RAM)	0 to 101
1	0	0	1	Page9 (display RAM)	0 to 101

Set X address of RAM

The X address points to the columns. The range of X is 0...101.

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	X ₆	X_5	X_4	X ₃	X_2	X ₁	X_0

X ₆	X ₅	X_4	X ₃	X ₂	X ₁	X ₀	Column address
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1
0	0	0	0	0	1	0	2
0	0	0	0	0	1	1	3
:	:	:	:	:	:	:	:
1	1	0	0	0	1	0	98
1	1	0	0	0	1	1	99
1	1	0	0	1	0	0	100
1	1	0	0	1	0	1	101

H="1"

Booster stages

The ST7558 incorporates a software configurable voltage multiplier. After reset (RESB), the default voltage multiplier is set to 2*VDD2. Other voltage multiplier factors are set via the command "Set Booster stages".

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	1	0	PC₁	PC_0

Flag	Des	cript	ion
	PC ₁	PC_0	
	0	0	2*voltage multiplier
PC ₁ , PC0	0	1	3*voltage multiplier
	1	0	4*voltage multiplier
	1	1	5*voltage multiplier

S/W initial Internal register

The 1st Instruction

Α0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	1	1	1	0

The 2nd Instruction

1110 2 1110	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,								
Α0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	1	0	0	1	0

System Bias

Select LCD bias ratio of the voltage required for driving the LCD.

A0	WR(R/W)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	1	0	BS ₂	BS ₁	BS ₀

BS ₂	BS ₁	BS ₀	Bias	Recommend Duty
0	0	0	11	1:100
0	0	1	10	1:80
0	1	0	9	1:65/1:68
0	1	1	8	1:48
1	0	0	7	1/40:1/34
1	0	1	6	1/24
1	1	0	5	1:18/1:16
1	1	1	4	1:10/1:9/1:8

LCD bias voltage

Symbol	Bias voltage for 1/8 bias	Symbol	Bias voltage for 1/8 bias
VLCDIN	VLCDIN	V3	2/8 X VLCDIN
V1	7/8 X VLCDIN	V4	1/8 X VLCDIN
V2	6/8 X VLCDIN	VSS	VSS

Set VOP value:


The operation voltage V_{LCD} can be set by software.

$$V_0 = (a + V_{OP} xb)$$
 (1)

The parameters are explained in table 4.The maximum voltage that can be generated is depending on the VDD1 voltage and the display load current. Two overlapping VLCD ranges are selectable via the command "Booster control". For the LOW (PS=0) range a=a1 and for the HIGH (PRS=1) range a=a2 with steps equal to "b" in both ranges. Note that the charge pump is turned off if VOP [6:0] and the bit PRS are all set to zero.

Table 4 Typical values for parameter for the HV-Generator programming

SYMBOL	VALUE	UNIT
a1	2.94(PRS=0)	V
a2	6.75(PRS=1)	V
b	0.03	V



Caution

As the programming range for the internally generated VLCDIN allows values above the max allowed VLCDIN, the customer has to ensure while setting the VOP register that under all condition and including all tolerances the VLCD limit of max. 13V will never be exceeded. As VLCDIN increases with lower temperatures, care must be taken not to set a Vop generating a VLCDIN voltage that will exceed the maximum of 10.6V when operating at -40.

10. COMMAND DESCRIPTION

Referential Instruction Setup Flow: Initializing with the built-in Power Supply Circuits




Fig.20 Initializing with the Built-in Power Supply Circuits

Referential Instruction Setup Flow: Initializing without the built-in Power Supply Circuits




Fig.21 Initializing without Built-in Power Supply Circuits

Referential Instruction Setup Flow: Data Displaying




Fig.22 Data Displaying

Referential Instruction Setup Flow: Power OFF





Fig.23 Power OFF

11. LIMITING VALUES

In accordance with the Absolute Maximum Rating System; see notes 1 and 2.

Parameter	Symbol	Conditions	Unit
Power Supply Voltage	VDD1	− 0.5 ~ + 5.0	V
Power supply voltage	VSS2	1.7 ~ -3.3	V
Power supply voltage (VDD standard)	VLCDIN	− 0.5 ~ +16	V
Power supply voltage (VDD standard)	V1, V2, V3, V4	0.3 to Vlcdin	V
Input voltage	VIN	-0.5 to VDD+0.5	V
Output voltage	VO	–0.5 to VDD+0.5	V
Operating temperature	TOPR	-40 to +85	°C
Storage temperature	TSTR	–65 to +150	°C



Notes

- 1. Stresses above those listed under Limiting Values may cause permanent damage to the device.
- 2. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.
- 3. Insure that the voltage levels of V1, V2, V3, and V4 are always such that

Vout V0 V1 V2 V3 V4 Vss

12. DC CHARACTERISTICS

 V_{DD} = 1.7 V to 3.3V; V_{SS} = 0 V; V_{LCD} = 3.0 to 13.0V; T_{amb} = -40 to +85 ; unless otherwise specified.

Itom		Cumbal	Condition		Rating			Units	Applicable
Item		Symbol	Condition		Min.	Тур.	Max.	Units	Pin
Operating V	oltage (1)	VDD1			1.7	_	3.3	V	Vss*1
Operating V	oltage (2)	VDD2	(Relative t	o VSS)	1.7	_	3.3	V	VSS2
High-level In	put Voltage	VIHC			0.7 x VDD	_	VDD	V	*2
Low-level In	put Voltage	VILC			VSS	_	0.3 x VDD	V	*2
High-level C	output Voltage	VOHC		0		_	VDD	V	*3
Low-level O	utput Voltage	VOLC	V		VSS	_	0.3 x VDD	V	*3
Input leakag	e current	ILI	VIN = VDI	O or VSS	-1.0	_	1.0	μΑ	*4
Output leaka	age current	ILO	VIN = VDD or VSS		-3.0	_	3.0	μА	*5
Liquid Cryst	al Driver ON	RON		VLCDIN = 13.0 V	_	2.0	3.5	К	SEGn
Resistance		RON	(Relative To VSS)	VLCDIN = 8.0 V	_	3.2	5.4	- IX	COMn *6
	Internal Oscillator	fOSC			_	80	84	kHz	*7
Oscillator Frequency	External Input	fCL	1/65 duty	Ta = 25°C	_	80	84	kHz	osc
	Frame frequency	fFRAME			_	77	80.3	Hz	

	Itom	em Symbol Condition			Rating		Units	Applicable Pin
	пеш			Min.		Max.	Units	Applicable Fill
	Input voltage	VDD	(Relative To VSS)	1.7	_	3.3	V	
ver	Supply Step-up output	VLCDOUT	(Dolotivo To VCC)			10	V	VLCDOUT
Power	voltage Circuit	VLCDOOT	(Relative To VSS)	_		13	V	VECDOOT
Internal	Voltage regulator							
İ	Circuit Operating	VLCDIN	(Relative To VSS)	_	_	13	V	VLCDIN
	Voltage							

Dynamic Consumption Current: During Display, with the Internal Power Supply OFF Current consumed by total ICs when an external power supply is used.

Test pattern	Symbol	Condition		Rating		Units	Notes	
rest pattern	Symbol	Condition	Min.	Тур.	Max.	Ullits	Notes	
Display Pattern SNOW	ISS	VDD = 3.0 V, V0 – VSS = 9.0 V	_	300	400	μА	*8	
Power Down	ISS	Ta = 25°C	_	0.01	2	μА		

Notes to the DC characteristics

- 1. The maximum possible V_{LCD} voltage that may be generated is dependent on voltage, temperature and (display) load.
- 2. Internal clock
- 3. Power-down mode. During power down all static currents are switched off.
- 4. If external V_{LCDIN} , the display load current is not transmitted to I_{DD} .
- 5. V_{OUT} external voltage applied to VLCDIN pin; VLCDIN disconnected from VLCDOUT (no connect)

References for items market with *

- *1 While a broad range of operating voltages is guaranteed, performance cannot be guaranteed if there are sudden fluctuations to the voltage while the MPU is being accessed.
- *2 The A0, D0 to D5, D6 (SI), D7 (SCL), /RD (E), /WR ,/(R/W), CSB, IMS, OSC, P/S, /DOF, RESB ,and MODE terminals.
- *3 The D0 to D7, and OSC terminals.
- *4 The A0,/RD (E), /WR ,/(R/W), CSB, IMS, OSC, P/S, /DOF, RESB ,and MODE terminals.
- *5 Applies when the D0 to D5, D6 (SI), D7 (SCL) terminals are in a high impedance state.
- *6 These are the resistance values for when a 0.1 V voltage is applied between the output terminal SEGn or COMn and the various power supply terminals (V1, V2, V3, and V4). These are specified for the operating voltage range.
 - RON = $0.1 \text{ V}/\Delta I$ (Where ΔI is the current that flows when 0.1 V is applied while the power supply is ON.)
- *7 The relationship between the oscillator frequency and the frame rate frequency.
- *8,9It indicates the current consumed on ICs alone when the internal oscillator circuit and display are turned on.

13. TIMING CHARACTERISTICS

System Bus Read/Write Characteristics 1 (For the 8080 Series MPU)




Fig 24.

(VDD = 3.3V , Ta =25°C)

Item	Cianal	Comple al	Condition	Rat	ing	Units
item	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time		tAH8		10	_	
Address setup time	A0	tAW8		0	_	
System cycle time		tCYC8		240	_	
Enable L pulse width (WRITE)	WR	tCCLW		80	_	
Enable H pulse width (WRITE)	VVK	tCCHW		80	_	
Enable L pulse width (READ)	RD	tCCLR		140	_	ns
Enable H pulse width (READ)	KD.	tCCHR		80		
WRITE Data setup time		tDS8		40	_	
WRITE Address hold time	D0 to D7	tDH8		0	_	
READ access time	ען טו טען	tACC8	CL = 100 pF	_	70	
READ Output disable time		tOH8	CL = 100 pF	5	50	

(VDD = 2.7 V , Ta = 25°C)

14	0:	0hl	O a stalistica sa	Rat	ing	11!4.
Item	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time		tAH8		15	_	
Address setup time	A0	tAW8		0	_	
System cycle time		tCYC8		400	_	
Enable L pulse width (WRITE)	WR	tCCLW		220	_	
Enable H pulse width (WRITE)	- VVR	tCCHW		180	_	
Enable L pulse width (READ)	- RD	tCCLR		220	_	ns
Enable H pulse width (READ)		tCCHR		180	_	
WRITE Data setup time		tDS8		40	_	
WRITE Address hold time	D0 to D7	tDH8		0	_	
READ access time	ן טטוטטי	tACC8	CL = 100 pF	_	140	
READ Output disable time		tOH8	CL = 100 pF	10	100	

(VDD = 1.8V, Ta = $25^{\circ}C$)


Item	Cianal	Cymhol	Condition	Rat	ing	Units
item	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time		tAH8		30	_	
Address setup time	A0	tAW8		0	_	
System cycle time		tCYC8		640	_	
Enable L pulse width (WRITE)	WR	tCCLW		360	_	
Enable H pulse width (WRITE)	VVR	tCCHW		280	_	
Enable L pulse width (READ)	RD	tCCLR		360	_	ns
Enable H pulse width (READ)	אל	tCCHR		280		
WRITE Data setup time		tDS8		80	_	
WRITE Address hold time	D0 to D7	tDH8		30	_	
READ access time	D0 to D7	tACC8	CL = 100 pF	_	240	
READ Output disable time		tOH8	CL = 100 pF	10	200	

^{*1} The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr +tf) (tCYC8 - tCCLW - tCCHW) for (tr + tf) (tCYC8 - tCCLR - tCCHR) are specified.

^{*2} All timing is specified using 20% and 80% of VDD as the reference.

^{*3} tCCLW and tCCLR are specified as the overlap between CSB being "L" and WR and RD being at the "L" level.

System Bus Read/Write Characteristics 1 (For the 6800 Series MPU)



 $(V_{DD} = 3.3 \text{ V}, Ta = 25^{\circ}\text{C})$

lta-m	Ciamal	Cymah al	Condition	Rat	ing	Units
Item	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time		tAH6		10	_	
Address setup time	A0	tAW6		0	_	
System cycle time		tCYC6		240	_	
Enable L pulse width (WRITE)	WR	tEWLW		80	_	
Enable H pulse width (WRITE)	VVR	tEWHW		80	_	
Enable L pulse width (READ)	RD	tEWLR		80	_	ns
Enable H pulse width (READ)	אל	tEWHR		140		
WRITE Data setup time		tDS6		40	_	
WRITE Address hold time	D0 to D7	tDH6		0	_	
READ access time	7 00 10 07	tACC6	CL = 100 pF	_	70	
READ Output disable time		tOH6	CL = 100 pF	5	50	

(VDD = 2.7V , Ta =25°C)

Item	Cianal	Cumah al	Condition	Rat	ing	Units
item	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time		tAH6		15	_	
Address setup time	A0	tAW6		0	_	
System cycle time		tCYC6		400	_	
Enable L pulse width (WRITE)	WR	tEWLW		220	_	
Enable H pulse width (WRITE)	VVK	tEWHW		180	_	
Enable L pulse width (READ)	RD	tEWLR		220	_	ns
Enable H pulse width (READ)	ND	tEWHR		180	_	
WRITE Data setup time		tDS6		40	_	
WRITE Address hold time	D0 to D7	tDH6		0	_	
READ access time	D0 10 D7	tACC6	CL = 100 pF	_	140	
READ Output disable time		tOH6	CL = 100 pF	10	100	

(VDD =1.8V , Ta =25 $^{\circ}$ C)

Itam	Cianal	Symbol	Condition	Rating		Units
Item	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time		tAH6		30		
Address setup time	A0	tAW6		0		
System cycle time		tCYC6		640		
Enable L pulse width (WRITE)	WR	tEWLW		360	_	
Enable H pulse width (WRITE)	TVIR	tEWHW		280		
Enable L pulse width (READ)	-RD	tEWLR		360		ns
Enable H pulse width (READ)	לאט	tEWHR		280	_	
WRITE Data setup time		tDS6		80		
WRITE Address hold time	D0 to D7	tDH6		30	_	
READ access time	עט וט טו	tACC6	CL = 100 pF		240	
READ Output disable time		tOH6	CL = 100 pF	10	200	

^{*1} The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr +tf) (tCYC6 – tEWLW – tEWHW) for (tr + tf) (tCYC6 – tEWLR – tEWHR) are specified.

 $^{^{\}ast}2$ All timing is specified using 20% and 80% of VDD as the reference.

^{*3} tEWLW and tEWLR are specified as the overlap between CSB being "L" and E.

SERIAL INTERFACE(4-Line Interface)




Fig 26.

 $(V_{DD}=3.3V,Ta=25)$

Itam	Signal	Cumbal	Condition	Rati	Units	
Item	Signal	Symbol	Condition	Min.	Max.	Units
Serial Clock Period		tSCYC		50	_	
SCL "H" pulse width	-	tSHW		25	_	
SCL "L" pulse width		tSLW		25	_	
Address setup time		tSAS		20	_	
Address hold time	A0	tSAH		10	_	ns
Data setup time	CI	tSDS		20	_	
Data hold time	SI	tSDH		10	_	
CS-SCL time	CSB	tCSS		20	_	
CS-SCL time	COB	tCSH		140	_	

(V_{DD}=2.7V,Ta=25)


Itam	Signal	Symbol	Condition	Rati	Units	
Item	Signal	Symbol	Condition	Min.	Max.	Units
Serial Clock Period		tSCYC		100	_	
SCL "H" pulse width	-	tSHW		50	_	
SCL "L" pulse width		tSLW		50	_	
Address setup time	A0	tSAS		30	_	
Address hold time	AU	tSAH		20	_	ns
Data setup time	SI	tSDS		30	_	
Data hold time	51	tSDH		20	_	
CS-SCL time	CSB	tCSS		30	_	
CS-SCL time	COB	tCSH		160	_	

(V_{DD}=1.8V,Ta=25)

Item	Signal	Symbol	Condition	Rati	Units	
item	Signal	Symbol	Condition	Min.	Max.	Units
Serial Clock Period		tSCYC		200	_	
SCL "H" pulse width	SCL	tSHW		80	_	
SCL "L" pulse width		tSLW		80	_	
Address setup time		tSAS		60	_	
Address hold time	- A0	tSAH		30	_	ns
Data setup time	- SI	tSDS		60	_	
Data hold time	31	tSDH		30	_	
CS-SCL time		tCSS		40	_	
CS-SCL time	CSB	tCSH		200	_	

^{*1} The input signal rise and fall time (tr, tf) are specified at 15 ns or less.

SERIAL INTERFACE(I²C Interface)



(V_{DD}= 1.8V 3.3V,Ta=25)

léana	Signal	Symbol	Condition	Rating		Unito
Item	Signal			Min.	Max.	- Units
SCL clock frequency	SCL	FSCLK		-	200	kHZ
SCL clock low period	SCL	TLOW		2.5	-	us
SCL clock high period	SCL	THIGH		2.5	-	us
Data set-up time	SI	TSU;Data		0.1	_	us
Data hold time	SI	THD;Data		0	0.9	us
SCL,SDA rise time	SCL	TR		20+0.1Cb	300	ns
SCL,SDA fall time	SCL	TF		20+0.1Cb	300	ns
Capacitive load represented by each bus line		Cb		-	400	pF
Setup time for a repeated START condition	SI	TSU;SUA		0.6	_	us
Start condition hold time	SI	THD;STA		0.6	_	us
Setup time for STOP ondition		TSU;STO		0.6	_	us
Tolerable spike width on bus		TSW		-	50	ns
BUS free time between a STOP and StART condition	SCL	TBUF		2.5		us

^{*2} All timing is specified using 20% and 80% of VDD as the standard.

14. RESET TIMING




Fig 27.

 $(VDD = 3.3V , Ta = -40 to 85^{\circ}C)$

Item	Signal Symbol Condition	Rating			Units		
item	Signal	Symbol	Contaition	Min.	Тур.	Max.	Ullits
Reset time		tR		_	_	1	us
Reset "L" pulse width	RESB	tRW		1	_	_	us

(VDD = 2.7V , Ta = -40 to 85° C)

Item	Cianal	Symbol Condition	Rating			Units	
item	Signal	Symbol	Containon	Min.	Тур.	Max.	Units
Reset time		tR		_	_	1.5	us
Reset "L" pulse width	RESB	tRW		1.5	_	_	us

(VDD = 1.8V, Ta = -40 to $85^{\circ}C$)

Item	Cianal	Symbol	abol Condition	Rating			Units
item	Signal	Symbol	Condition	Min.	Тур.	Max.	Units
Reset time		tR		_	_	2.0	us
Reset "L" pulse width	RESB	tRW		2.0	_	_	us

15. APPLICATION INFORMATION

Table 5 programming example for ST7558

SETP	SERIAL BUS BYTE	DISPLAY	OPERATION
1	Start		CSB IS going low.
2	A0 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0		Function Set.
	0 0 0 1 0 0 0 0 0		PD=0,V=0,select extended
			Instruction set(H=0 mode)
3	A0 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0		Set V _{OP}
	0 1 0 0 1 0 0 0 0		V _{OP} is set to a+16*b[V]
4	A0 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0		Function Set.
	0 0 0 1 0 0 0 0 0		PD=0,V=0,select normal
			Instruction set(H=0 mode).
5	A0 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0		Display control.
	0 0 0 0 0 1 0 0		Set normal mode(D=1,E=0)
6	A0 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0		Data Write.
	1 0 0 1 0 0 1 1 0		Y,X are initialized to 0 by
			default, so they aren't set
			here
7	A0 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0		Data Write.
	1 0 1 0 0 1 0 0 1		
8	A0 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0		Data Write.
	1 0 1 0 0 1 0 0 1		
9	A0 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0		Data Write.
	1 0 1 0 0 1 0 0 1		
10	A0 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0		Data Write.
	1 0 0 1 1 0 0 1 0		
11	A0 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0		Data Write.
	1 0 0 0 0 0 0 0		

ST7558

	A0 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 1 0 1 0 0 0 0 1 A0 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 1 0 1 1 1 1 1 1 1	Data Write. Data Write.
14	A0 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 1 0 1 0 0 0 0 0 1	Data Write.
15	A0 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0	Display Control.
	000001101	Set inverse video mode (D=1,E=1).
	A0 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 1 0 0 0 0 0 0 0	Set X address of RAM. Set address to "0000000".
17	A0 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 1 0 0 0 0 0 0 0 0	Data Write.

programming example for ST7558(Use I²C Interface)


1 I ² C INTERFACE Start DB7 DB6 DB5 DB4 DE	3 DB2 DB1 DB0	
	3 DB2 DB1 DB0	
		Slave address for write
DB7 DB6 DB5 DB4 DB	3 DB2 DB1 DB0	Control byte with cleared Co bit
3 0 0 0 0 0	0 0 0	and A0 set to logic 0
DB7 DB6 DB5 DB4 D	B3 DB2 DB1 DB0	Function Set.
4 0 0 1 0	0 0 0 1	PD=0,V=0,select extended
		Instruction set(H=1 mode)
DB7 DB6 DB5 DB4 DE		Set bias system
DB7 DB6 DB5 DB4 D	B3 DB2 DB1 DB0	Set V _{OP}
6 1 0 0 1	0 0 0 0	V _{OP} is set to a+16*b[V]
DB7 DB6 DB5 DB4 D	B3 DB2 DB1 DB0	Function Set.
7 0 0 1 0	0 0 0 0	PD=0,V=0,select normal
		Instruction set(H=0 mode).
DB7 DB6 DB5 DB4 D	B3 DB2 DB1 DB0	Display control.
	0 1 0 0	Set normal mode(D=1,E=0)
9 I ² C INTERFACE Start		restart
10 DB7 DB6 DB5 DB4 DB	3 DB2 DB1 DB0	Slave address for write
DB7 DB6 DB5 DB4 DB	3 DB2 DB1 DB0	Control byte with set Co bit and
11 1 0 0 0	0 0 0	A0 set to logic 1
DB7 DB6 DB5 DB4 D	B3 DB2 DB1 DB0	Data Write.
0 0 1 0	0 1 1 0	Y,X are initialized to 0 by
12		default, so they aren't set
		here
DB7 DB6 DB5 DB4 D	B3 DB2 DB1 DB0	Data Write.
13 0 1 0 0	1 0 0 1	
DB7 DB6 DB5 DB4 D	B3 DB2 DB1 DB0	Data Write.
14 0 1 0 0	1 0 0 1	


15	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 1 0 0 1 0 0 1	Data Write.
16	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 1 1 0 0 1 0	Data Write.
17	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 0 0 0	Data Write.
18	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 1 0 0 0 0 1	Data Write.
19	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 1 1 1 1 1 1 1	Data Write.
20	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 1 0 0 0 0 1	Data Write.
21	I ² C INTERFACE start	restart
22	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0	Slave address for write
23	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 1 0 0 0 0 0 0 0	Control byte with cleared Co bit and A0 set to logic 1
24	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 1 1 0 1	Display Control. Set inverse video mode (D=1,E=1).
25	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 1 0 0 0 0 0 0 0	Control byte with cleared Co bit and A0 set to logic 1


ST7558

26	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 1 0 0 0 0 0 0 0	Set X address of RAM. Set address to "0000000".
27	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 1 0 0 0 0 0 0	Control byte with set Co bit and A0 set to logic 0
28	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Data Write.
29	I ² C INTERFACE start	restart
30	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0	Slave address for write
31	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 1 1 0 0 0 0 0 0	Control byte with set Co bit and A0 set to logic 1
32	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 1 0 0 0 0 0 0	Set X address of RAM. Set address to "0000000".
33	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 1 0 0 0 0 0 0 0	Control byte with cleared Co bit and A0 set to logic 0

The pinning of the ST7558 is optimized for single plane wiring e.g. for chip-on-glass display modules. Display size: 65x102 pixels.







The required minimum value for the external capacitors in an application with the ST7558 are:

 C_{VLCD} = min. 100nF $\quad C_{VDD1,2}\text{= min. 1.0} \quad \mu \text{ F}$


Higher capacitor values are recommended for ripple reduction.

16.THE MPU INTERFACE (REFERENCE EXAMPLES)


The ST7558 Series can be connected to either 80X86 Series MPUs or to 6800 Series MPUs. Moreover, using the serial interface it is possible to operate the ST7558 series chips with fewer signal lines.

The display area can be enlarged by using multiple ST7558 Series chips. When this is done, the chip select signal can be used to select the individual lcs to access.


(1) 8080 Series MPUs




(2) 6800 Series MPUs




(3) Using the Serial Interface (4-line interface)



(4) Using the Serial Interface (I²C interface)



65-duty/serial-4Line/VLCDIN-internal/VDD2=VDD/internal-OSC



65-duty/serial-I2C/VLCDIN-internal/VDD2=VDD/internal-OSC

