HIGH-VOLTAGE MIXED-SIGNAL IC

UG1701x

65x132 STN Controller-Driver

Preliminary Specifications Revision 0.21

July 8, 2008



Specifications and information herein are subject to change without notice.

Table of Content

Introduction	 3
MAIN APPLICATIONS	 3
FEATURE HIGHLIGHTS	 3
ORDERING INFORMATION	 4
BLOCK DIAGRAM	 5
PIN DESCRIPTION	 6
RECOMMENDED COG LAYOUT	 9
CONTROL REGISTERS	 10
COMMAND TABLE	 12
COMMAND DESCRIPTION	
LCD VOLTAGE SETTING	
V _{LCD} QUICK REFERENCE	
LCD DISPLAY CONTROLS	
ITO LAYOUT AND LC SELECTION	 22
HOST INTERFACE	
DISPLAY DATA RAM (DDRAM)	 29
RESET & POWER MANAGEMENT	 31
ESD CONSIDERATION	 35
ABSOLUTE MAXIMUM RATINGS	 36
SPECIFICATIONS	 37
AC CHARACTERISTICS	 38
PHYSICAL DIMENSIONS	 42
ALIGNMENT MARK INFORMATION	 43
PAD COORDINATES	 44
TPAY INFORMATION	48

UC1701x

Single-Chip, Ultra-Low Power 65COM by 132SEG Passive Matrix LCD Controller-Driver

INTRODUCTION

UC1701x is an advanced high-voltage mixedsignal CMOS IC, especially designed for the display needs of ultra-low power hand-held devices.

This chip employs UltraChip's unique DCC (Direct Capacitor Coupling) driver architecture to achieve near crosstalk free images.

In addition to low power column and row drivers, the IC contains all necessary circuits for high-V LCD power supply, bias voltage generation, timing generation and graphics data memory.

Advanced circuit design techniques are employed to minimize external component counts and reduce connector size while achieving extremely low power consumption.

MAIN APPLICATIONS

 Cellular Phones, Smart Phones, PDA, and other battery operated palm top devices or portable Instruments

FEATURE HIGHLIGHTS

- Single chip controller-driver support 65x132 graphics STN LCD panels.
- Support both row ordered and column ordered display buffer RAM access.

- Support industry standard 8-bit parallel bus (8080 or 6800 mode) and 4-wire serial bus (S8) interface.
- Ultra-low power consumption under all display patterns.
- Fully programmable Mux Rate and Bias Ratio allow many flexible power management options.
- 7-x internal charge pump with on-chip pumping capacitor requires only 3 external capacitors to operate.
- On-chip Power-ON Reset and Software RESET commands, make RST pin optional.
- Very low pin count (10-pin) allows exceptional image quality in COG format on conventional ITO glass.
- Flexible data addressing/mapping schemes to support wide ranges of software models and LCD layout placements.

V_{DD} range (Typ.): 1.8V ~ 3.3V V_{DD2/3} range(Typ.): 2.4V ~ 3.3V LCD V_{OP} range: 3.9V ~ 11.5V

- Available in gold bump dies
- COM/SEG bump information
 Bump pitch: 27 µM
 Bump gap: 12 µM
 Bump surface: 2077.5 µM²

©1999~2008

ORDERING INFORMATION

Part Number	I ² C	Description
UC1701xGAA	No	Gold Bumped Die

General Notes

APPLICATION INFORMATION

For improved readability, the specification contains many application data points. When application information is given, it is advisory and does not form part of the specification for the device.

BARE DIE DISCLAIMER

All die are tested and are quaranteed to comply with all data sheet limits up to the point of. There is no post waffle saw/pack testing performed on individual die. Although the latest modern processes are utilized for wafer sawing and die pick-&-place into waffle pack carriers, UltraChip has no control of third party procedures in the handling, packing or assembly of the die. Accordingly, it is the responsibility of the customer to test and qualify their application in which the die is to be used. UltraChip assumes no liability for device functionality or performance of the die or systems after handling, packing or assembly of the die.

LIFE SUPPORT APPLICATIONS

These devices are not designed for use in life support appliances, or systems where malfunction of these products can reasonably be expected to result in personal injuries. Customer using or selling these products for use in such applications do so at their own risk.

CONTENT DISCLAIMER


UltraChip believes the information contained in this document to be accurate and reliable. However, it is subject to change without notice. No responsibility is assumed by UltraChip for its use, nor for infringement of patents or other rights of third parties. No part of this publication may be reproduced, or transmitted in any form or by any means without the prior consent of UltraChip Inc. UltraChip's terms and conditions of sale apply at all times.

CONTACT DETAILS

UltraChip Inc. (Headquarter) 2F, No. 70, Chowtze Street, Nei Hu District, Taipei 114, Taiwan, R. O. C.

Tel: +886 (2) 8797-8947 Fax: +886 (2) 8797-8910 Sales e-mail: sales@ultrachip.com Web site: http://www.ultrachip.com

BLOCK DIAGRAM





PIN DESCRIPTION

High-Voltage Mixed-Signal IC

Name	Туре	Pins	Description
			MAIN POWER SUPPLY
			V_{DD} supplies for Display Data RAM and digital logic, V_{DD2} supplies for V_{LCD} and V_{D} generator, V_{DD3} supplies for V_{BIAS} and other analog circuits.
$V_{DD} \ V_{DD2}$	PWR	3 4	V_{DD2}/V_{DD3} should be connected to the same power source. But V_{DD} can be connected to a source voltage no higher than V_{DD2}/V_{DD3} .
V_{DD3}		2	Please maintain the following relationship: $V_{DD}+1.3V \ge V_{DD2/3} \ge V_{DD}$
			ITO trace resistance needs to be minimized for V _{DD2} /V _{DD3} .
V_{SS} V_{SS2}	GND	2 4	Ground. Connect V_{SS} and V_{SS2} to the shared GND pin. In COG applications, minimize the ITO resistance for both V_{SS} and V_{SS2} .
			LCD POWER SUPPLY & VOLTAGE CONTROL
V _{B0+} V _{B0-}	PWR	2 2	LCD Bias Voltages. These are the voltage sources to provide SEG driving currents. These voltages are generated internally. Connect capacitors of C_{BX} value between V_{BX+} and V_{BX-} .
V_{B1+} V_{B1-}	PVK	4 2	In COG application, the resistance of these ITO traces directly affects the SEG driving strength of the resulting LCD module. Minimize these trace resistance is critical in achieving high quality image.
VLCDIN	PWR	2 2	Main LCD Power Supply. When internal V_{LCD} is used, connect these pins together. When external V_{LCD} source is used, connect external V_{LCD} source to V_{LCDIN} pins and leave V_{LCDOUT} open.
V _{LCDOUT}		2	By-pass capacitor C_L is optional. It can be connected between V_{LCD} and V_{SS} . When C_L is used, keep the ITO trace resistance around 70~100 Ω .

Note

Recommended capacitor values: C_B : 2.2 μ F/5V or 100~250x(LCD load capacitance). C_L : 330nF/25V is appropriate for most applications.

Name	Туре	Pins				[Descr	iptio	n					
				Hos	T INTER	FACE								
			Bus mode: {D7, D6} by					deter	mined	by E	3M[1:0	0] and		
D140			BM[1:0]	{D	7, D6}				N	lode				
BM0 BM1	I	1 1	11		Data				680	0/8-b	oit			
			10	ı	Data				808	80/8-b	oit			
			0x	SD	A, SCK						-bit tol tional)		,	
CS0	1	1	Chip Select selected, D						L". W	hen tl	he chi	ip is no	ot	
RST	ı	1	Since UC17	When RST="L", all control registers are re-initialized by their default states Since UC1701x has built-in Power-On Reset and Software Reset comma RST pin is not required for proper chip operation.										
				n RC Filter has been included on-chip. There is no need for external RC bise filter. When RST is not used, connect the pin to V_{DD} .										
CD	I	1		elect Control data or Display data for read/write operation. 'L": Control data "H": Display data										
WR0 WR1	1	1 1	Interface se In parallel m 6800 or 808	VR [1:0] controls the read/write operation of the host interface. See Host interface section for details. In parallel mode, the meaning of WR[1:0] depends on which interface it is in, 8800 or 8080 mode. In serial interface modes, these two pins are not used, Connect them to $V_{\rm SS}$.										
			Duty selecti	on.										
			DT2 DT	1	Duty	,								
DT1		1	0 0		1/65									
DT2	I	1	0 1		1/49									
			1 0		1/33									
			1 1		1/55									
			Bi-direction	al bus fo	or both	serial a	and p	aralle	l host	inter	faces			
			In serial mo	des, co	nnect D									
D7~D0	I/O	8	DM 4	(0.1.11)	D7	D6	D5		D3			D0		
			BM=1x (DB7 SDA					DB2	DB1	DB0		
			Always con	. ,										
				/OLTAGI					- 500					
SEG1 ~ SEG132	HV	132		SEG (column) driver outputs. Support up to 132 pixels. Leave unused SEG drivers open-circuit.										
			COM (row) driver outputs. Support up to 64 rows.											
COM1 ~ COM64	HV	64	rows and A	When designing LCM, always start from COM1. If the LCM has <i>N</i> pixel rows and <i>N</i> is less than 64, set CEN to be <i>N-1</i> , and leave COM drivers [N+1 ~ 64] open-circuit.										
CIC	HV	2	Icon driver	outputs	. Leave	it ope	n if no	ot use	d.					

High-Voltage Mixed-Signal IC

Name	Туре	Pins	Description
			MISC. PINS
V		4	Auxiliary V_{DD} . This pin is connected to the main V_{DD} bus within the IC. It's provided to facilitate chip configurations in COG application.
V_{DDX}		4	There's no need to connect V_{DDX} to main V_{DD} externally and it should $\underline{\textit{NOT}}$ be used to provide V_{DD} power to the chip.
TST4	I	1	Test control. There's an on-chip pull-up resistor for TST4. Leave it open during normal use.
TST2	I/O	1	Test I/O pins. Leave these pins open during normal use.
Dummy		11	Dummy pins are NOT connected inside the IC.

Note: Several control registers will specify "0 based index" for COM and SEG electrodes. In those situations, $COM\underline{X}$ or $SEG\underline{X}$ will correspond to index \underline{X} -1, and the value range for those index register will be 0~63 for COM and 0~131 for SEG.



RECOMMENDED COG LAYOUT

(TBD)



Notes for V_{DD} with COG:

The operation condition, V_{DD} =1.8V (typical), should be satisfied under all operating conditions. UC1701x's peak current (I_{DD}) can be up to ~15mA during high speed data-write to UC1701x's on-chip SRAM. Such high pulsing current mandates very careful design of V_{DD} and V_{SS} ITO trances in COG modules. When V_{DD} and V_{SS} trace resistance is not low enough, the pulsing I_{DD} current can cause the actual on-chip V_{DD} to drop to below 1.65V and cause the IC to malfunction.

High-Voltage Mixed-Signal IC

CONTROL REGISTERS

UC1701x contains registers, which control the chip operation. The following table is a summary of these control registers, a brief description and the default values. These registers can be modified by commands, which will be described in the next two sections, Command Table and Command Description.

Name: The Symbolic reference of the register.

Note that, some symbol name refers to bits (flags) within another register.

Default: Numbers shown in Bold font are default values after Power-Up-Reset and System-Reset.

Name	Bits	Default	Description										
SL	6	00H	Scroll Line. Scroll the displayed image up by <i>SL</i> rows. The valid <i>SL</i> value is between 0 (for no scrolling) and 63. Setting <i>SL</i> outside of this range causes undefined effects on the displayed image. This register does not affect icon output CIC.										
CA	8	00H	Column Address of DDRAM (Display Data RAM). Value range is 0~131. (Used in Host to access DDRAM)										
PA	4	0H	age Address of DDRAM. Value range 0~8. Jsed in Host to access DDRAM)										
BR	1	0H	Bias Ratio.										
			The ratio between V _{LCD} and V _{BIAS} varies according to Duty selected:										
			BR=0 BR=1										
			Duty=1/65 1/9 1/7										
			Duty=1/49 1/8 1/6										
			Duty=1/33 1/6 1/5										
			Duty=1/55 1/8 1/6										
PM	6	20H	Adjust contrast of LCD panel display.										
PC	6	20H	Power Control. PC [0]: Voltage Follower. (Default 0: OFF) PC [1]: Voltage Regular. (Default 0: OFF) PC [2]: Booster Ratio. (Default 0: OFF) PC [5:3]: Resistor Ratio for V _{LCD} . (Default 100b) 000b~111b: Rb/Ra ratio setting										
CR	8	0H	Return Column Address. Useful for cursor implementation.										
AC	3	1H	Address Control.										
			AC[0]: WA: automatic column/page Wrap Around (Default 1: ON) AC[1]: Auto-Increment order 0: Column (CA) first 1: Page (PA) first AC[2]: PID: PA (page address) auto Increment Direction (0:+1 1:-1)										
DC	3	0H	Display Control:										
			DC[0]: PXV: Pixels Inverse (bit-wise data inversion. Default 0: OFF) DC[1]: APO: All Pixels ON (Default 0: OFF) DC[2]: Display ON/OFF (Default 0: OFF) When DC[2] is set to 0, the IC will enter Sleep Mode										
LC	2	0H	LCD Control: LC[0]: MX, Mirror X SEG/Column sequence inversion (Default: OFF) LC[1]: MY, Mirror Y COM/Row sequence inversion (Default: OFF)										

Name	Bits	Default	Description
			Status Registers
BZ, MX, DE, RST	1		BZ: Set to 1 when system is busy. Commands can only be accepted when BZ=0. MX: Mirror X-axle (i.e. SEG or column) DE: Set to 1 when display enabled. RST: Reset flag. RST=1 when reset is in progress.



©1999~2008

COMMAND TABLE

The following is a list of host commands supported by UC1701x

C/D: 0: Control, 1: Data W/R: 0: Write Cycle, 1: Read Cycle # Useful Data bits – Don't Care

	Command	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Action	Default
1.	Write Data Byte	1	0	#	#	#	#	#	#	#	#	Write 1 byte	N/A
2.	Read Data Byte	1	1	#	#	#	#	#	#	#	#	Read 1 byte	N/A
3.	Get Status	0	1	ΒZ	MX	DE	RST	0	0	0	0	Get Status	
4.	Set Column Address LSB	0	0	0	0	0	0	#	#	#	#	Set CA [3:0]	0
4.	Set Column Address MSB	0	U	0	0	0	1	#	#	#	#	Set CA [7:4]	0
5.	Set Power Control	0	0	0	0	1	0	1	#	#	#	Set PC[2:0]	000b
6.	Set Scroll Line	0	0	0	1	#	#	#	#	#	#	Set SL[5:0]	0
7.	Set Page Address	0	0	1	0	1	1	#	#	#	#	Set PA[3:0]	0
8.	Set V _{LCD} Resistor Ratio	0	0	0	0	1	0	0	#	#	#	Set PC[5:3]	100b
9.	Set Electronic Volume	0	0	1	0	0	0	0	0	0	1		
9.	(double-byte command)	O	U	0	0	#	#	#	#	#	#	Set PM[5:0]	20H
10.	Set All-Pixel-ON	0	0	1	0	1	0	0	1	0	#	Set DC[1]	0b
11.	Set Inverse Display	0	0	1	0	1	0	0	1	1	#	Set DC[0]	0b
12.	Set Display Enable	0	0	1	0	1	0	1	1	1	#	Set DC[2]	0b
13.	Set SEG Direction	0	0	1	0	1	0	0	0	0	#	Set LC[0]	0b
14.	Set COM Direction	0	0	1	1	0	0	#	$\sqrt{-}$		-	Set LC[1]	0b
15.	System Reset	0	0	1	1	1	0	0	0	1	0	System Reset	N/A
16.	NOP	0	0	1	1	1	0	0	0	1	1	No operation	N/A
17.	Set LCD Bias Ratio	0	0	1	0	1	0	0	0	1	#	Set BR	0b
18.	Set Cursor Update Mode	0	0	1	1	1_	0	0	0	0	0	AC[3]=1, CR=CA	N/A
19.	Reset Cursor Update Mode	0	0	1	1	1	0	1	1	1	0	AC[3]=0, CA=CR.	N/A
20.	Set Static Indicator ON	0	0	1	0	1	0	1	1	0	#	NOP	NOP
20.	Set Static Indicator	O	U	0	0	0	0	0	0	0	#	NOF	NOF
21.	Set Booster Ratio	0	0	1	1	1	1	1	1	0	0	NOP	00b
۷١.	(double-byte command)	O	U	0	0	0	0	0	0	#	#	NOF	dob
22.	Set Power Save	0	0	#	#	#	#	#	#	#	#	Display OFF &	N/A
-	(compound command)				4	4		4	4	-		All Pixel ON	
23.	Set Test Control (double-byte command)	0	0	1 -	1 #	1 #	1 #	1 #	_1 #	#	#	For UCI only Do NOT use	N/A
24.	Set Adv. Program Control			1	1	1	1	1	0	1	R	Set APC[R][6:0]	
24.	(double-byte command)	0	0		#	#	#	#	#	#	#	R=0or1	N/A
	(doddio byto sommand)				π	π +	#	#	17	π	#	11 3011	

^{*} Other than commands listed above, all other bit patterns result in NOP (No Operation).

COMMAND DESCRIPTION

1. Write Data Byte to Memory

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Write data	1	0	8-bit data write to SRAM							

2. Read Data Byte from Memory

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Read data	1	1	8-bit data read from SRAM							

Write/Read Data Byte (Command 1,2) access Display Data RAM based on Page Address (PA) register and Column Address (CA) register. PA and CA can also be programmed directly by issuing Set Page Address and Set Column Address commands.

3. Get Status

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Get Status	0	1	BZ	MX	DE	RST	0	0	0	0

BZ: BZ=1 when busy. The system accepts commands only when BZ=0.

MX: Mirror X. Status of register LC[0]

DE: Display Enable flag. DE=1 when display is enabled.

RST: RST flag. RST=1 when reset is in progress.

Set Column Address

	4.6									
Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Column Address LSB, CA[3:0]	0	0	0	0	0	0	CA3	CA2	CA1	CA0
Set Column Address MSB, CA[7:4]	0	0	0	0	0	1	CA7	CA6	CA5	CA4

Set the SRAM column address before Write/Read memory from host interface.

CA value range: 0~131

5. Set Power Control

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Power Control, PC[2:0]	0	0	0	0	1	0	1	PC2	PC1	PC0

Set PC[2:0] to enable the built-in charge pump.

PC[2]: 0 - Boost OFF 1 – Boost ON

PC[1]: 0 – Voltage Regular OFF 1 – Voltage Regular ON PC[0]: 0 - Voltage Follower OFF 1 - Voltage Follower ON




6. Set Scroll Line

High-Voltage Mixed-Signal IC

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Scroll Line, SL[5:0]	0	0	0	1	SL5	SL4	SL3	SL2	SL1	SL0

Set the scroll line number. Range: 0~63

Scroll line setting will scroll the displayed image up by SL rows. Icon output CIC will not be affected by Set Scroll Line command.



7. Set Page Address

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Page Address, PA[3:0]	0	0	1	0	1	1	PA3	PA2	PA1	PA0

Set the SRAM page address before write/read memory from host interface. Each page of SRAM corresponds to 8 COM lines on LCD panel, except for the last page. The last page corresponds to the icon output CIC.

Possible value = $0 \sim 8$.

8. Set V_{LCD} Resistor Ratio

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set V _{LCD} Resistor Ratio, PC[5:3]	0	0	0	0	1	0	0	PC5	PC4	PC3

Configure PC[5:3] to set internal Resistor Ratio, Rb/Ra, for the V_{LCD} Voltage regulator to adjust the contrast of the display panel:

PC[5:3]: 000b~111b – 1+Rb/Ra ratio. Default: 100b. Refer to V_{LCD} Quick Reference for "1+Rb/Ra" ratio.

 V_{LCD} =((1+Rb/Ra) x Vev) x (1+(T-25)xC_T%)

Vev=(1-(63-PM)/162)xV_{REF}

where Rb and Ra are internal resistors, V_{REF} is on-chip contrast voltage, and PM is a vaule of electronic volume

9. Set Electronic Volume

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Electronic Volume, PM[5:0]	0	0	1	0	0	0	0	0	0	1
Set Electronic Volume, Fivi[5.0]	ľ	0	0	0	PM5	PM4	PM3	PM2	PM1	PM0

Set PM[5:0] for electronic volume "PM" for VLCD voltage regulator to adjust contrast of LCD panel display

Effective range: 0~63. Default: 32

10. Set All Pixel ON

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set All Pixel ON, DC [1]	0	0	1	0	1	0	0	1	0	DC1

Set DC[1] to force all SEG drivers to output ON signals. This function has no effect on the existing data stored in display RAM. Default : 0

11. Set Inverse Display

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Inverse Display, DC [0]	0	0	1	0	1	0	0	1	1	DC0

Set DC[0] to force all SEG drivers to output the inverse of the data (bit-wise) stored in display RAM. This function has no effect on the existing data stored in display RAM.

12. Set Display Enable

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Display Enable, DC[2]	0	0	1	0	1	0	1	1	1	DC2

This command is for programming register DC[2]. When DC[2] is set to 1, UC1701x will first exit from sleep mode, restore the power and then turn on COM drivers and SEG drivers.

13. Set SEG Direction

1	Action	C/D	W/D	D7	De	DE	DΔ	DЗ	D2	D1	DO
	ACTION										
	Set Segment Direction, LC[0]	0	0	1	0	1	0	0	0	0	MX

Set LC[0] for SEG (column) mirror (MX). Default: 0

MX is implemented by reversing the mapping order between RAM and SEG (column) electrodes. The data stored in RAM is not affected by MX command. Yet, MX has immediate effect on the display image.

14. Set COM Direction

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Common Direction, LC[1]	0	0	1	1	0	0	MY	-	-	-

Set LC[1] for COM (row) mirror (MY).

MY is implemented by reversing the mapping between RAM and COM (row) electrodes. The data stored in RAM is not affected by MY command. Yet, MY has immediate effect on the display image.

15. System Reset

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
System Reset	0	0	1	1	1	0	0	0	1	0

This command will activate the system reset.

Control register values will be reset to their default values. Data store in RAM will not be affected.

16. NOP

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
No Operation	0	0	1	1	1	0	0	0	1	1

This command is used for "no operation".

©1999~2008

17. Set LCD Bias Ratio

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Bias Ratio, BR	0	0	1	0	1	0	0	0	1	BR

Select voltage bias ratio required for LCD. Default: 0

The setting of Bias ratio varies according to Duty:

DUTY	BR = 0	BR = 1
1/65	1/9	1/7
1/49	1/8	1/6
1/33	1/6	1/5
1/55	1/8	1/6

18. Set Cursor Update Mode

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Cursor Update Mode	0	0	1	1	1	0	0	0	0	0

This command is used for set cursor update mode function. When cursor update mode sets, UC1701x will update register CR with the value of register CA. The column address CA will increment with write RAM data operation but the address wraps around will be suspended no matter what WA setting is. However, the column address will not increment in read RAM data operation. The set cursor update mode can be used to implement "write after read RAM" function. The column address (CA) will be restored to the value, which is before the set cursor update mode command, when reset cursor update mode.

The purpose of this pair commands and their feature is to support "write after read" function for cursor implementation.

19. Reset Cursor Update Mode

	4									
Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Reset Cursor Update Mode	0	0	1	1	1	0	1	1	1	0

Set AC[3]=0 and CA=CR.

20. Set Static Indicator ON

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Turn ON/OFF Static Indicator	0	0	1	0	1	0	1	1	0	-
Set Static Indicator	0	0	0	0	0	0	0	0	0	-

This command is used for "No Operation".

21. Set Booster Ratio

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Booster Ratio	0	1	1	1	1	1	1	1	0	0
(Double-byte command)	U	'	0	0	0	0	0	0	-	-

This command is used for "No Operation".

22. Set Power Save

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Power Save (Compound Command)	0	0	#	#	#	#	#	#	#	#

23. Set Test Control

Action		W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set TT	0	1	1	1	1	1	1	1	Т	T
(Double-byte command)	U	'	•	#	#	#	#	#	#	#

This command is for UltraChip's Test only. Do NOT use.

24. Set Advanced Program Control

		W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Adv. Program Control, APC[R][6:0]	0	0	1	1	1	1	1	0	1	R
(Double-byte command)	O		-		APC	C regi	ster p	aram	eter	

For UltraChip only. Please Do NOT use.





LCD VOLTAGE SETTING

High-Voltage Mixed-Signal IC

MULTIPLEX RATES

Multiplex Rate is completely software programmable in UC1701x via registers CEN, DST, DEN, and partial display control flags LC[4].

Combined with low power partial display mode and a low bias ratio of 6, UC1701x can support wide variety of display control options. For example, when a system goes into stand-by mode, a large portion of LCD screen can be turned off to conserve power.

BIAS RATIO SELECTION

Bias Ratio (BR) is defined as the ratio between V_{LCD} and $V_{\text{BIAS}},$ i.e.

$$BR = V_{LCD}/V_{BIAS}$$

where $V_{BIAS} = V_{B1+} - V_{B1-} = V_{B0+} - V_{B0-}$

The theoretical optimum $Bias\ Ratio$ can be estimated by $\sqrt{Mux}+1$. BR of value 15~20% lower/higher than the optimum value calculated above will not cause significant visible change in image quality.

UC1701x supports four *BR* as listed below. BR can be selected by software program.

Duty	Bias	Ratio
Duty	BR=0	BR=1
1/65	1/9	1/7
1/49	1/8	1/6
1/33	1/6	1/5
1/55	1/8	1/6

Table 1: Bias Ratios

TEMPERATURE COMPENSATION

The temperature compensation coefficients is -0.11% per $^{\circ}$ C.

V_{LCD} GENERATION

 V_{LCD} may be supplied either by internal charge pump or by external power supply. The source of V_{LCD} is controlled by PC[2:0]. For good product reliability, it is recommended to keep V_{LCD} under 11.5V for all temperature conditions.

When V_{LCD} is generated internally, the voltage level of V_{LCD} is determined by three control registers: BR (Bias Ratio), PM (Potentiometer), and PC[5:3] (V_{LCD} Resistor Ratio) with the following relationship:

 V_{LCD} =((1+Rb/Ra) x Vev) x (1+(T-25)xC_T%)

 $Vev=(1-(63-PM)/162)xV_{REF}$

where

Ra and Rb are two design constants, whose value depends on the setting of BR register, as illustrated in the table on the next page,

PM is value of electronic volume,

V_{REG} is on-chip contrast voltage,

T is the ambient temperature in ^oC, and

 C_T is temperature compensation coefficient.

V_{LCD} FINE TUNING


Black-and-white STN LCD is sensitive to even a 1% mismatch between IC driving voltage and the V_{OP} of LCD. However, it is difficult for LCD makers to guarantee such high precision matching of parts from different venders. It is therefore necessary to adjust V_{LCD} to match the actual V_{OP} of the LCD.

For the best result, software based approach for V_{LCD} adjustment is the recommended method for V_{LCD} fine-tuning. System designers should always consider the contrast fine tuning requirement before finalizing on the LEM design

LOAD DRIVING STRENGTH

The power supply circuit of UC1701x is designed to handle LCD panels with loading up to ~24nF using 20- Ω /Sq ITO glass with V_{DD2/3} \geq 2.4V. For larger LCD panels, use lower resistance ITO glass packaging.

V_{LCD} QUICK REFERENCE



V_{LCD} Programming Curve.

PC[5:3]	1+Rb/Ra	VREF	PM	VLCD Range (V)
000b	3.750	1.68	0	3.85
OOOD	3.730	1.00	63	6.30
001b	4.375	1.68	0	4.49
0010	4.373	1.00	63	7.35
010b	5.000	1.68	0	5.13
0100	5.000	1.00	63	8.40
011b	5.625	1.68	0	5.78
0110	5.025	1.00	63	9.45
100b	6.250	1.68	0	6.42
1000	0.230	1.00	32	8.49
101b	6.875	1.68	0	7.06
1010	0.073	1.00	62	11.48
110b	7.500	1.68	0	7.70
1100	7.500	1.00	48	11.43
111b	8.125	1.68	0	8.34
1110	0.125	1.00	37	11.46

Note: For good product reliability, keep V_{LCD} under **11.5V** over all temperature.

HI-V GENERATOR AND BIAS REFERENCE CIRCUIT




FIGURE 1: Reference circuit using internal Hi-V generator circuit

Note

Sample component values: (The illustrated circuit and component values are for reference only. Please optimize for specific requirements of each application.)

 $C_{Bx}\colon \ 2.2\ \mu F/5V$ or $100{\sim}250x\ LCD$ load capacitance.

 $C_{L}:\ 330nF(25V)$ is appropriate for most applications.

R_L: $3.3M\sim10M\ \Omega$ to act as a draining circuit when V_{DD} is shut down abruptly.

LCD DISPLAY CONTROLS

CLOCK & TIMING GENERATOR

UC1701x contains a built-in system clock. All required components for the clock oscillator are built-in. No external parts are required.

Two different frame rates are provided based on different Mux-Rate for system design flexibility. When Mux-Rate is above 34, Frame rate: 80 fps and 100 fps.

When Mux-Rate is lowered to 33 and 16, frame rate will be scaled down automatically by 2 and 4 times to reduce power consumption.

Choose lower frame rate for lower power, and choose higher frame rate to improve LCD contrast and minimize flicker.

DRIVER MODES

COM and SEG drivers can be in either Idle mode or Active mode, controlled by Display Enable flag (DC[2]). When SEG and COM drivers are in idle mode, they will be connected together to ensure zero DC condition on the LCD.

DRIVER ARRANGEMENTS

The naming conventions are: COMx, where $x = 1\sim64$, refers to the row driver for the x-th row of pixels on the LCD panel.

The mapping of COM(x) to LCD pixel rows is fixed and it is not affected by SL, MX or MY settings.

DISPLAY CONTROLS

There are three groups of display control flags in the control register DC: Driver Enable (DE), All-Pixel-ON (APO) and Inverse (PXV). DE has the overriding effect over PXV and APO.

DRIVER ENABLE (DE)

Driver Enable is controlled by the value of DC[2] via Set Display Enable command. When DC[2] is set to OFF (logic "0"), both COM and SEG drivers will become idle and UC1701x will put itself into Sleep Mode to conserve power.

When DC[2] is set to ON, the DE flag will become "1",and UC1701x will first exit from Sleep Mode, restore the power (V_{LCD} , V_D etc.) and then turn on COM and SEG drivers.

ALL PIXELS ON (APO)

When set, this flag will force all SEG drivers to output ON signals, disregarding the data stored in the display buffer.

This flag has no effect when Display Enable is OFF and it has no effect on data stored in RAM.

INVERSE (PXV)

When this flag set to ON, SEG drivers will output the inverse of the value it received from the display buffer RAM (bit-wise inversion). This flag has no impact on data stored in RAM.



High-Voltage Mixed-Signal IC

ITO LAYOUT AND LC SELECTION

Since COM scanning pulses of UC1701x can be as short as 153µS, it is critical to control the RC delay of COM and SEG signal to minimize crosstalk and maintain good mass production consistency.

COM TRACES

Excessive COM scanning pulse RC decay can cause fluctuation of contrast and increase COM direction crosstalk.

Please limit the worst case of COM signals RC delay (RC_{MAX}) as calculated below

$$(R_{ROW} / 2.7 + R_{COM}) \times C_{ROW} < 9.23 \mu S$$

where

C_{ROW}: LCD loading capacitance of one row of pixels. It can be calculated by C_{LCD}/Mux-Rate, where C_{LCD} is the LCD panel capacitance.

R_{ROW}: ITO resistance over one row of pixels within the active area

R_{COM}: COM routing resistance from IC to the active area + COM driver output impedance.

In addition, please limit the min-max spread of RC decay to be:

$$|RC_{MAX} - RC_{MIN}| < 2.76 \mu S$$

so that the COM distortions on the top of the screen to the bottom of the screen are uniform.

(Use worst case values for all calculations)

SEG TRACES

Excessive SEG signal RC decay can cause image dependent changes of medium gray shades and sharply increase the crosstalk of SEG direction.

For good image quality, please minimize SEG ITO trace resistance and limit the worst case of SEG signal RC delay as calculated below.

$$(R_{COL} / 2.7 + R_{SEG}) \times C_{COL} < 6.30 \mu S$$

where

C_{COL}: LCD loading capacitance of one pixel column. It can be calculated by CLCD / (# of column), where C_{LCD} is the LCD panel capacitance.

R_{COL}: ITO resistance over one column of pixels within the active area

R_{SEG}: SEG routing resistance from IC to the active area + SEG driver output impedance.

(Use worst case values for all calculations)

SELECTING LIQUID CRYSTAL

The selection of LC material is crucial to achieve the optimum image quality of finished LCM.

When (V₉₀-V₁₀)/V₁₀ is too large, image contrast will deteriorate, and images will look murky and dull.

When (V₉₀-V₁₀)/V₁₀ is too small, image contrast will become too strong, and crosstalk will increase.

For the best result, it is recommended the LC material has the following characteristics:

$$(V_{90}-V_{10})/V_{10} = (V_{ON}-V_{OFF})/V_{OFF} \times 0.72 \sim 0.80$$

where V₉₀ and V₁₀ are the LC characteristics, and Von and Voff are the ON and OFF VRMS voltage produced by LCD driver IC at the specific Mux-rate.

Example:

Duty	Bias	V _{ON} /V _{OFF} -1	x0.80	x0.72
1/65	1/9	10.6%	9.6%	7.5%

65x132 STN Controller-Drivers RAM W/R POL COM1 COM2 СОМЗ SEG1 SEG2

FIGURE 2: COM and SEG Electrode Driving Waveform

THE COMMON OUTPUT STATUS SELECT CIRCUIT

In the UC1701x chips, the COM output scan direction can be selected by the common output status select command. (See the table below for details.) Consequently, the constraints in IC layout at the time of LCD module assembly can be minimized.

Duty	Direction	COM[1:16]	COM [17:24]	COM [25:27]	COM [28:37]	COM [38:40]	COM [41:48]	COM[49:64]	сомѕ
1/65	0				COM [1:64]]			COMS
1/05	1				COM [64:1]]			CONS
1/49	0	COM[1	:24]		NC		COI	M [25:48]	COMS
1/49	1	COM[48	3:25]		NC		CO	M [24:1]	COMS
1/33	0	COM[1:16]			NC			COM[17:32]	COMS
1/33	1	COM[32:17]			NC			COM[16:1]	CONS
1/55	0	С	OM [1:27]		NC		COM [28:	COMS	
1/33	1	CC	OM [54:28]		NC		COMS		

Table : Duty Layout



HOST INTERFACE

As summarized in the table below, UC1701x supports two 8-bit parallel bus protocols and one serial bus protocol. Designers can choose either the 8-bit parallel bus to achieve high data transfer rate, or use serial bus to create compact LCD modules and minimize connector pins.

			Bus Type							
		8080	8080 6800 S8							
,	Width	8-bit	Serial							
A	Access	Read	/ Write	\	Write only					
S	BM[1:0]	10	11		00					
Pins	CS0									
Data	CD									
	WR0	WR	R/W		0					
Control &	WR1	RD	EN		0					
ju	DB[5:0]	Da	-							
O	DB[7:6]	Da	ata	DB[6]=9	SCK, DB[7]=SDA					

^{*} Connect unused control pins and data bus pins to V_{DD} or V_{SS}

	CS Disable Bus Interface	CS Init. Bus State	RESET Init. Bus State
8-bit	✓	-	✓
S8	✓	✓	✓

- CS disable bus interface CS can be used to disable Bus Interface Write / Read Access.
- RESET can be pin reset / soft reset / power on reset.

Table 3: Host interfaces Summary



PARALLEL INTERFACE

The timing relationship between UC1701x internal control signal RD, WR and their associated bus actions are shown in the figure below.

The Display RAM read interface is implemented as a two-stage pipeline. This architecture requires that, every time memory address is modified, either in parallel mode or serial mode, by either Set CA or

Set PA command, a dummy read cycle need to be performed before the actual data can propagate through the pipeline and be read from data port D[7:0].

There is no pipeline in write interface of Display RAM. Data is transferred directly from bus buffer to internal RAM on the rising edges of write pulses.




Figure 3: Parallel Interface & Related Internal Signals

SERIAL INTERFACE

UC1701x supports 1 serial modes: 4-wire SPI mode (S8). Bus interface mode is determined by the wiring of the BM[1:0]. See table in last page for more detail.

S8 (4-WIRE) INTERFACE

Only write operations are supported in 4-wire serial mode. Pin CS[1:0] are used for chip select and bus cycle reset. Pin CD is used to determine the content of the data been transferred. During each write cycle, 8 bits of data, MSB first, are latched on eight rising SCK edges into an 8-bit data holder.

If CD=0, the data byte will be decoded as command. If CD=1, this 8-bit will be treated as data and transferred to proper address in the Display Data RAM on the rising edge of the last SCK pulse.

Pin CD is examined when SCK is pulled low for the LSB (D0) of each token.




Figure 4: 4-wire Serial Interface (S8)

HOST INTERFACE REFERENCE CIRCUIT




FIGURE 5: 8080/8bit parallel mode reference circuit




FIGURE 6: 6800/8bit parallel mode reference circuit




FIGURE 7: Serial-8 serial mode reference circuit

Note

- The ID pins are for production control. The connection will affect the content of D[7] of the 1st byte of the Get Status command. Connect to V_{DD} for "H" or V_{SS} for "L".
- RST pin is optional. When the RST pin is not used, connect it to V_{DD}.
- When using I²C serial mode, CS1/0 are user configurable and affect A[3:2] of device address.
- R1, R2: $2k \sim 10k \Omega$, use lower resistor for bus speed up to 3.6MHz, use higher resistor for lower power.

DISPLAY DATA RAM (DDRAM)

DATA ORGANIZATION

The input display data is stored to a dual port static DDRAM (DDRAM, for Display Data RAM) organized as 65x132.

After setting CA and RA, the subsequent data write cycle will store the data for the specified pixel to the proper memory location.

Please refer to the map in the following page between the relation of COM, SEG, SRAM, and various memory control registers.

DISPLAY DATA RAM ACCESS

The Display RAM is a special purpose dual port RAM which allows asynchronous access to both its column and row data. Thus, RAM can be independently accessed both for Host Interface and for display operations.

DISPLAY DATA RAM ADDRESSING

A Host Interface (HI) memory access operation starts with specifying Row Address (RA) and Column Address (CA) by issuing Set Row Address and Set Column Address commands.

If wrap-around (WA, AC[0]) is OFF (0), CA will stop increasing after reaching the end of row (131), and system programmers need to set the values of PA and CA explicitly.

If WA is ON (1), when CA reaches end of page, CA will be reset to 0 and PA will increase or decrease, depending on the setting of row Increment Direction (PID, AC[2]). When PA reaches the boundary of RAM (i.e. PA = 0 or 7), PA will be wrapped around to the other end of RAM and continue.

MX IMPLEMENTATION

Column Mirroring (MX) is implemented by selecting either (CA) or (131–CA) as the RAM column address. Changing MX affects the data written to the RAM.

Since MX has no effect of the data already stored in RAM, changing MX does not have immediate effect on the displayed pattern. To refresh the display, refresh the data stored in RAM after setting MX.

Row Mapping

COM electrode scanning orders are not affected by Start Line (SL), Fixed Line (FLT & FLB) or Mirror Y (MY, LC[3]). Visually, register SL having a non-zero value is equivalent to scrolling the LCD display up or down (depends on MY) by *SL* rows.

RAM ADDRESS GENERATION

The mapping of the data stored in the display SRAM and the scanning electrodes can be obtained by combining the fixed Rm scanning sequence and the following RAM address generation formula.

During the display operation, the RAM line address generation can be mathematically represented as following:

For the 1st line period of each field

Line = SL

Otherwise

Line = Mod(Line+1, 64)

Where Mod is the modular operator, and *Line* is the bit slice line address of RAM to be outputted to column drivers. Line 0 corresponds to the first bit-slice of data in RAM.

The above *Line* generation formula produce the "loop around" effect as it effectively resets *Line* to 0 when *Line*+1 reaches *64*.

MY IMPLEMENTATION

Row Mirroring (MY) is implemented by reversing the mapping order between row electrodes and RAM, i.e. the mathematical address generation formula becomes:

For the 1st line period of each field

Line = Mod(SL + MR -1, 64)

Otherwise

Line = Mod(Line-1, 64)

Visually, the effect of MY is equivalent to flipping the display upside down. The data stored in display RAM is not affected by MY.

High-Voltage Mixed-Signal IC

		Line	1															М	Y=0		MY	/= 1	
PA[3:0]	0	AddeCss	Ι.															SL=0	SL=16	SL=0	SL=0	SL=25	SL=25
	D0	00H																C1	C49	C64	C48	C25	C9
	D1 D2	01H 02H																C2 C3	C50 C51	C63 C62	C47 C46	C24 C23	C8 C7
0000	D3	03H										D 0						C4	C52	C61	C45	C22	C6
0000	D4	04H	1 1									Page 0						C5	C53	C60	C44	C21	C5
	D5	05H																C6	C54	C59	C43	C20	C4
	D6 D7	06H 07H				_												C7 C8	C55 C56	C58 C57	C42 C41	C19 C18	C3 C2
	D0	0711 08H	1			-	-										H	C9	C57	C56	C40	C17	C1
	D1	09H	1 1															C10	C58	C55	C39	C16	
	D2	0AH																C11	C59	C54	C38	C15	
0001	D3 D4	0BH 0CH										Page 1	-					C12	C60 C61	C53 C52	C37 C36	C14 C13	
	D5	0DH																C14	C62	C51	C35	C12	
	D6	0EH																C15	C63	C50	C34	C11	
	D7	0FH																C16	C64	C49	C33	C10	
	D0 D1	10H 11H																C17	C1 C2	C48 C47	C32 C31	C9 C8	/
	D2	11H																C18	C3	C47	C30	C7	
0010	D3	13H	1									Page 2						C20	C4	C45	C29	C6	
0010	D4	14H										Page 2						C21	C5	C44	C28	C5	
	D5	15H				_	<u> </u>	-					_		Н		Н	C22	C6	C43	C27	C4	
	D6 D7	16H 17H				\vdash	\vdash					†	_				\vdash	C23	C7 C8	C42 C41	C26 C25	C3 C2	4
	D0	18H	1			Т	Т		Н	H			Г		Н	H	Ħ	C25	C9	C40	C24	C1	
	D1	19H																C26	C10	C39	C23	C64	C48*
	D2	1AH																C27	C11	C38	C22	C63	C47
0011	D3 D4	1BH 1CH										Page 3	-					C28 C29	C12 C13	C37 C36	C21	C62 C61	C46 C45
	D5	1DH																C30	C14	C35	C19	C60	C44
	D6	1EH	1 1															C31	C15	C34	C18	C59	C43
	D7	1FH											4					C32	C16	C33	C17	C58	C42
	D0 D1	20H 21H																C33	C17 C18	C32	C16 C15	C57 C56	C41 C40
	D2	22H																C35	C19	C30	C14	C55	C39
0100	D3	23H										Page 4						C36	C20	C29	C13	C54	C38
0100	D4	24H										rage 4						C37	C21	C28	C12	C53	C37
	D5 D6	25H 26H				_												C38	C22 C23	C27 C26	C11 C10	C52 C51	C36 C35
	D7	27H				-							_					C40	C24	C25	C10	C50	C34
	D0	28H							1		4				4			C41	C25	C24	C8	C49	C33
	D1	29H																C42	C26	C23	C7	C48	C32
	D2	2AH								ш							$\overline{}$	C43	C27	C22	C6	C47	C31
0101	D3 D4	2BH 2CH								Н		Page 5	A	1	7			C44 C45	C28 C29	C21 C20	C5 C4	C46 C45	C30 C29
	D5	2DH																C46	C30	C19	C3	C44	C28
	D6	2EH	1 1				$I_{\mathcal{L}}$, \							7		C47	C31	C18	C2	C43	C27
<u> </u>	D7	2FH			4	Ш		4									Щ	C48	C32	C17	C1	C42	C26
	D0 D1	30H 31H							H	\vdash					Н	H	Н	C49 C50	C33	C16 C15		C41 C40	C25 C24
	D2	32H		H											Н		H	C51	C35	C14		C39	C23
0110	D3	33H)									Page 6						C52	C36	C13		C38	C22
	D4	34H								Щ	Ц				Щ		Ш	C53	C37	C12		C37	C21
	D5 D6	35H 36H				\vdash	\vdash								Н		Н	C54 C55	C38 C39	C11 C10		C36 C35	C20 C19
	D7	37H				Н	\vdash								Н	Н	H	C56	C40	C9		C34	C18
	D0	38H																C57	C41	C8		C33	C17
	D1	39H			L	Ā	Į			4			\sqsubseteq		П		П	C58	C42	C7		C32	C16
	D2 D3	3AH 3BH			ļ.,		-	4					<u> </u>		Н	H	Н	C59	C43 C44	C6 C5		C31 C30	C15 C14
0111	D3	3BH			Н				H	H		Page 7	\vdash		Н	H	Н	C60 C61	C44	C5		C29	C14
	D5	3DH						7				j						C62	C46	C3		C28	C12
	D6	3EH																C63	C47	C2		C27	C11
1000	D7	3FH		Н		_	┝	┡	Щ	Щ		Born 0	⊢	H	Н	Щ	Щ	CIC	C48	C1C		C26	C10
1000	D0	40H	1			_		<u> </u>				Page 8					ш	CIC	CIC	CIC 65	CIC 49	CIC 65	CIC 49
				_	2	6	4	2	ပ	7	æ		28	59	30	31	32			~~		UX	.5
			0	SEG1	SEG2	SEG3	SEG4	SEG5	SEG6	SEG7	SEG8		SEG128	SEG129	SEG130	SEG131	SEG132						
		¥			_						_			SE	SE	SE	SE						
		2		132	131	130	129	128	127	126	125		35	34	33	32	5						
			-	SEG132	SEG131	SEG130	SEG129	SEG128	SEG127	SEG126	SEG125		SEG5	SEG4	SEG3	SEG2	SEG1						
<u> </u>				U)	U)	U)	U)	U)	U)	U)	U)		_										

Example for memory mapping: let MX = 0, MY = 0, SL = 0, according to the data shown in the above table:

⇒ Page 0 SEG 1 (D7-D0) : 11100000b ⇒ Page 0 SEG 2 (D7-D0) : 00110011b

RESET & POWER MANAGEMENT

TYPES OF RESET

UC1701x has two different types of Reset: Power-ON-Reset and System-Reset.

Power-ON-Reset is performed right after V_{DD} is connected to power. Power-On-Reset will first wait for about ~5mS, depending on the time

required for V_{DD} to stabilize, and then trigger the System Reset.

System Reset can also be activated by software command or by connecting RST pin to ground.

In the following discussions, Reset means System Reset.

The differences between hardware reset and software reset are

Procedure	Hardware Reset	Software Reset
Display OFF: DC[2]=0, all SEGs/COMs output at V _{SS}	V	Х
Normal Display: DC[0]=0, DC[1]=0	V	X
SEG Normal Direction: MX=0	V	X
Clear Serial Counter and Shift Register (if using Serial Interface)	V	X
Bias Selection: BR=0	V	X
Booster Level BL[1:0]=0	V	X
Exit Power Saving Mode	V	X
Power Control OFF: PC[2:0]=000b	V	X
Exit Cursor Update mode	V	V
Scroll Line SL[5:0]=0	V	V
Column Address CA[7:0]=0	V	V
Page Address PA[3:0]=0	V	V
COM Normal Direction: MY=0	V	V
V _{LCD} Regulation Ratio PC[5:3]=100b	V	V
PM[5:0]=10 0000b	V	V
Exit Test Mode	V	V

RESET STATUS

When UC1701x enters RESET sequence:

- Operation mode will be "Reset"
- All control registers are reset to default values.
 Refer to Control Registers for details of their default values.

OPERATION MODES

UC1701x has three operating modes (OM): Reset, Sleep, Normal.

For each mode, the related statuses are as below:

Mode	Reset	Sleep	Normal
OM	00	10	11
Host Interface	Active	Active	Active
Clock	OFF	OFF	ON
LCD Drivers	OFF	OFF	ON
Charge Pump	OFF	OFF	ON
Draining Circuit	ON	ON	OFF

Table 4: Operating Modes

High-Voltage Mixed-Signal IC

CHANGING OPERATION MODE

In addition to Power-ON-Reset, two commands will initiate OM transitions:

Set Display Enable, and System Reset.

When DC[2] is modified by Set Display Enable, OM will be updated automatically. There is no other action required to enter power saving mode.

For maximum energy utilization, Sleep mode is designed to retain charges stored in external capacitors C_{B0} , C_{B1} , and C_L . To drain these capacitors, use Reset command to activate the on-chip draining circuit..


Action	Mode	OM
Reset command RST_ pin pulled "L" Power ON reset	Reset	00
Set Driver Enable to "0"	Sleep	10
Set Driver Enable to "1"	Normal	11

Table 5: OM changes

Even though UC1701x consumes very little energy in Sleep mode (typically under $2\mu A);$ however, since all capacitors are still charged, the leakage through COM drivers may damage the LCD over the long term. It is therefore recommended to use Sleep mode only for brief Display OFF operations, such as full-frame screen updates, and to use RESET for extended screen OFF operations.

EXITING SLEEP MODE

UC1701x contains internal logic to check whether V_{LCD} and V_{BIAS} are ready before releasing COM and SEG drivers from their idle states. When exiting Sleep or Reset mode, COM and SEG drivers will not be activated until UC1701x internal voltage sources are restored to their proper values.



POWER-UP SEQUENCE

UC1701x power-up sequence is simplified by built-in "Power Ready" flags and by the automatic invocation of *System-Reset* command after *Power-ON-Reset*.

System programmer is required to wait for only $5 \sim 10$ mS before starting to issue commands to UC1701x. No additional commands or waits are required between enabling of the charge pump, turning on the display drivers, writing to RAM or any other commands.

There's no delay needed while turning on V_{DD} and $V_{\text{DD2/3}}$, and either one can be turned on first.




FIGURE 10: Reference Power-Up Sequence

POWER-DOWN SEQUENCE

To prevent the charge stored in capacitor C_L causing abnoraml residue horizontal line on display when V_{DD} is switched off, use Reset mode to enable the built-in charge draining circuit to discharge these external capacitors.

When internal V_{LCD} is not used, UC1701x will NOT drain V_{LCD} during RESET. System designers need to make sure external V_{LCD} source is properly drained off before turning off V_{DD} .




Figure 11: Reference Power-Down Sequence




Figure 12: Power Off-On Sequence



High-Voltage Mixed-Signal IC

SAMPLE COMMAND SEQUENCES FOR POWER MANAGEMENT

The following tables are examples of command sequence for power-up, power-down and display ON/OFF operations. These are only to demonstrate some "typical, generic" scenarios. Designers are encouraged to study related sections of the datasheet and find out what the best parameters and control sequences are for their specific design needs.

C/D The type of the interface cycle. It can be either Command (0) or Data (1) W/R The direction of data flow of the cycle. It can be either Write (0) or Read (1).

These items are required Type Required:

Customized: These items are not necessary if customer parameters are the same as default Advanced: We recommend new users to skip these commands and use default values.

These commands depend on what users want to do. Optional:

POWER-UP

Туре	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Chip action	Comments
R	-	_	-	ı	-	-	-	-	-	-	Automatic Power-ON Reset.	Wait ~5mS after V _{DD} is ON
С	0	0	1	0	1	0	0	0	0	#	Set SEG Direction	Set up LCD format specific
С	0	0	1	1	0	0	#	ı	ı	1	Set COM Direction	parameters, MX, MY, etc.
С	0	0	1	0	1	0	0	0	1	#	Set LCD Bias Ratio	LCD specific operating
R	0	0	1	0	0	0	0	0	0	1	Set Electronic Volume	voltage setting
11	0	0	0	0	#	#	#	#	#	#	Set Electronic Volume	, catago so amo
	1	0	#	#	#	#	#	#	#	#		
0								-		-	Write display RAM	Set up display image
	•	•	•	•	•	•	•	•	•	•		
	1	0	#	#	#	#	#	#	#	#		
R	0	0	1	0	1	0	1	1	1	1	Set Display Enable	

Power-Down

Type	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Chip action	Comments
R	0	0	1	1	1	0	0	0	1	0	System Reset	
R	_	_	_	-	-	-		7	7_	-	Draining capacitor	Wait ~3mS before V _{DD} OFF

DISPLAY-OFF

Type	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Chip action	Comments
R	0	0	1	0	1	0	1	1	1	0	Set Display Disable	
С	1 1	0 0	# #	# #	# #	# #	# #	# . #	# · #	# #		Set up display image (Image update is optional. Data in the RAM is retained through the SLEEP state.)
R	0	0	1	0	1	0	1	1	1	1	Set Display Enable	

ESD CONSIDERATION

UC1700 series products usually are provided in bare die format to customers. This makes the product particularly sensitive to ESD damage during handling and manufacturing process. It is, therefore, highly recommended that LCM makers strictly follow the "JESD 625-A Requirements for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices" when manufacturing LCM.

The following pins in UC1701x require special "ESD Sensitivity" consideration in particular:

	Test Mode	Machin	e Mode	Human B	ody Mode
Pins		V_{DD}	V _{SS}	V_{DD}	V _{SS}
LCD	Driver	(TBD)			
LCM Digita	al Interface				
	TST1/2/4				
LCM HV	C _B pins				
Interface	V _{LCDIN}				
	V _{LCDOUT}				
PWR	/GND				

According to UltraChip's Mass Production experiences, the ESD tolerance conditions are believed to be very stable and can produce high yield in multiple customer sites. However, special care is still required during handling and manufacturing process to avoid unnecessary yield loss due to ESD damages.





High-Voltage Mixed-Signal IC

ABSOLUTE MAXIMUM RATINGS

In accordance with IEC134 - notes 1, 2 and 3.

Symbol	Parameter	Min.	Max.	Unit
V_{DD}	Logic Supply voltage	-0.3	+4.0	V
V_{DD2}	LCD Generator Supply voltage	-0.3	+4.0	٧
V_{DD3}	Analog Circuit Supply voltage	-0.3	+4.0	V
$V_{DD2/3}$ - V_{DD}	Voltage difference between V _{DD} and V _{DD2/3}		1.2	V
V_{LCD}	LCD Generated voltage	-0.3	+13.2	V
V _{IN} / V _{OUT}	Any input/output	-0.4	V _{DD} + 0.3	V
T _{OPR}	Operating temperature range	-30	+85	°C
T _{STR}	Storage temperature	-55	+125	°C

Notes

- 1. V_{DD} is based on $V_{SS} = 0V$
- 2. Stress values listed above may cause permanent damages to the device.



SPECIFICATIONS

DC CHARACTERISTICS

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V_{DD}	Supply for digital circuit		1.65		3.465	V
V _{DD2/3}	Supply for bias & pump		2.4		3.465	V
V_{LCD}	Charge pump output	$V_{DD2/3} \ge 2.4V, 25^{\circ}C$			11.5	V
V _D	LCD data voltage	$V_{DD2/3} \ge 2.4V, 25^{\circ}C$	0.80		1.32	 V
V _{IL}	Input logic LOW				0.2V _{DD}	V
V _{IH}	Input logic HIGH		0.8V _{DD}			V
V _{OL}	Output logic LOW				0.2V _{DD}	V
V_{OH}	Output logic HIGH		$0.8V_{DD}$			V
I_{IL}	Input leakage current				1.5	μА
I _{SB}	Standby current	$V_{DD} = V_{DD2/3} = 3.3V,$ Temp = 85°C			50	μА
C _{IN}	Input capacitance			5	10	PF
C _{OUT}	Output capacitance	441		5	10	PF
R _{0(SEG)}	SEG output impedance	V _{LCD} = 11V		2000	3000	Ω
R _{0(COM)}	COM output impedance	V _{LCD} = 11V	4	2000	3000	Ω
		Duty=1/65		77		
_	F _{FR} Average Frame Rate	Duty=1/49	100/	153	+10%	1.1-
r FR		Duty=1/33	-10%	76	+10%	Hz
		Duty=1/55		136		

POWER CONSUMPTION

 V_{DD} = (TBD) V, V_{LCD} = (TBD) V Mux Rate = (TBD), C_{B} = (TBD) μ F Bias Ratio = (TBD)b, PM = (TBD),Frame Rate = (TBD)b, Bus mode = (TBD), Temperature = (TBD)°C C_L =(TBD) nF, All outputs are open circuit.

Display Pattern	Conditions	Тур.	Max.
All-OFF	Bus = idle	(TBD)	(TBD)
2-pixel checker	Bus = idle	(TBD)	(TBD)
-	Bus = idle (standby current)	-	5

Revision A0.21 37

AC CHARACTERISTICS




FIGURE 13: Parallel Bus Timing Characteristics (for 8080 MCU)

 $(2.5V \le V_{DD} < 3.3V, Ta = -30 \text{ to } +85^{\circ}C)$

Symbol	Signal	Descr	ription	Condition	Min.	Max.	Units
t _{AS80}	CD	Address	setup time		0 🖊		nS
t _{AH80}	OB	71001033	hold time		5		110
t _{CSSA80}	CS1/CS0	Chip select	setup time		5		nS
t _{CSH80}	031/030	Chip select	hold time		5	_	110
t _{CY80}		Cycle time	read		120	_	nS
10,480		Oyole time	write		80		110
t _{PWR80}	WR1	Pulse width	read		60	_	nS
t _{PWW80}	WR0	1 dioc Width	write		40		110
t _{HPW80}	WR0. WR1	High pulse	read		60	_	nS
THPVV80	vvito, vviti	width	write		40		110
t _{DS80}	D0~D7	Data	setup time		30	_	nS
t _{DH80}	D0 D1	Data	hold time		0		10
t _{ACC80}		Read access		$C_L = 100pF$	_	60	nS
t _{OD80}		Output disab	le time		15	30	10

 $(1.65V \le V_{DD} < 2.5V, Ta = -30 \text{ to } +85^{\circ}C)$

Symbol	Signal	Desci	ription	Condition	Min.	Max.	Units
t _{AS80}	CD	Address	setup time		0	_	nS
t _{AH80}	GB	Address	hold time		0		110
t _{CSSA80}	CS1/CS0	Chip select	setup time		5		nS
t _{CSH80}	031/030	Chip select	hold time		5	_	113
t		System	read		240		nS
ICY80	t _{CY80}	cycle time	write	160	_	113	
t _{PWR80}	WR1	Pulse width	read		120		nS
t _{PWW80}	WR0	r dise width	write		80		110
t	WR0, WR1	High pulse	read		120		nS
t _{HPW80}	VVIXO, VVIXI	width	write		80	_	110
t _{DS80}	D0~D7	Data	setup time		60		nS
t _{DH80}	D0	Data	hold time		0		110
t _{ACC80}		Read access	time	$C_L = 100pF$	_	60	nS
t _{OD80}		Output disab	le time		15	30	110




FIGURE 14: Parallel Bus Timing Characteristics (for 6800 MCU)

 $(2.5V \le V_{DD} < 3.3V, Ta = -30 \text{ to } +85^{\circ}C)$

Symbol	Signal	Descr	Description		Min.	Max.	Units
t _{AS68}	CD	Address	setup time		0		nS
t _{AH68}	CD	Address	hold time		0		110
t _{CSSA68}	CS1/CS0	Chip select	setup time		5		nS
t _{CSH68}	C31/C30	Chip select	hold time		5	_	110
t _{CY68}		System	read		120	_	nS
1CY68		cycle time	write		80		110
t _{PWR68}	WR1	Pulse width	read		60	_	nS
t _{PWW68}	*****	1 dide Width	write		40		110
t _{HPW68}		High pulse	read		60	_	nS
THEVVOO		width	write		40		110
t _{DS68}	D0~D7	Data	setup time		30		nS
t _{DH68}	50.01	Dala	hold time		0	_	113
t _{ACC68}		Read access	time	C _L = 100pF	_	60	nS
t _{OD68}		Output disab	le time	CL = 100pF	15	30	110

 $(1.65V \le V_{DD} < 2.5V, Ta = -30 \text{ to } +85^{\circ}C)$

Symbol	Signal	Descr	ription	Condition	Min.	Max.	Units
t _{AS68}	CD	Address	setup time		0		nS
t _{AH68}	OB	71001000	hold time		0		
t _{CSSA68}	CS1/CS0	Chip select	setup time		5		nS
t _{CSH68}	001/000	Only select	hold time		5		110
t	t _{CY68}	cycle time	read		240		nS
ICY68		Cycle time	write		160	_	113
t _{PWR68}	WR1	Pulse width	read		120	_	nS
t _{PWW68}	VVIXI	i disc width	write		80		110
t		High pulse	read		120		nS
t _{HPW68}		width	write		80	_	113
t _{DS68}	D0~D7	Data	setup time		60	_	nS
t _{DH68}	יטסי	Data	hold time		0	_	113
t _{ACC68}		Read access	-	C _L = 100pF	_	60	nS
t _{OD68}		Output disab	le time	o∟ 100pi	15	30	2

Revision A0.21




FIGURE 15: Serial Bus Timing Characteristics (for S8)

 $(2.5V \le V_{DD} < 3.3V, Ta = -30 \text{ to } +85^{\circ}C)$

Symbol	Signal	Descri	ption	Condition	Min.	Max.	Units
t _{ASS8} t _{AHS8}	CD	Address	setup time hold time		0 0	_	nS
t _{CSSAS8} t _{CSHS8}	CS1/CS0	Chip select	setup time hold time		5 5	_	nS
t _{CYS8}		Cycle time	read write		100 30	_	nS
t _{LPWS8}	SCK	Low pulse width	read write		50 15	_	nS
t _{HPWS8}		High pulse width	read write		50 15	_	nS
t _{DSS8} t _{DHS8}	SDA	Data	setup time hold time		12 0	_	nS
t _{ACCS8} t _{ODS8}		Read access Output disable		C _L = 100pF	- 30	50 -	nS

 $(1.65V \le V_{DD} \le 2.5V, Ta = -30 \text{ to } +85^{\circ}C)$

Symbol	Signal	Descri	ption	Condition	Min.	Max.	Units
t _{ASS8} t _{AHS8}	CD	Address	setup time hold time		0	-	nS
tcssas8 tcshs8	CS1/CS0	Chip select	setup time hold time		10 10	_	nS
t _{CYS8}		Cycle time	read write		130 60	-	nS
t _{LPWS8}	SCK	Low pulse width	read write		65 30	-	nS
t _{HPWS8}		High pulse width	read write		65 30	-	nS
t _{DSS8} t _{DHS8}	SDA	Data	setup time hold time		24 0	-	nS
t _{ACCS8} t _{ODS8}		Read access Output disable		C _L = 100pF	- 60	90 -	nS




FIGURE 18: Reset Characteristics

 $(1.65V \le V_{DD} < 3.3V, Ta = -30 \text{ to } +85^{\circ}C)$

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{RW}	RST	Reset low pulse width		3	ı	μS
t _{RD}	RST, WR	Reset to WR pulse delay		6	_	mS



Revision A0.21 41

PHYSICAL DIMENSIONS



4850 μ M x 660 μ M \pm 40 μ M

DIE THICKNESS:

 $400~\mu M \pm 20~\mu M$

BUMP HEIGHT:

 $15~\mu M~\pm 3~\mu M$

 $(H_{MAX} - H_{MIN})$ within die $\leq 2~\mu M$

BUMP SIZE:

15 μM x 138.5 μM \pm 2 μM (Typ.)

BUMP PITCH:

27 μΜ

BUMP GAP:

12 µM


COORDINATE ORIGIN:

Chip center


PAD REFERENCE:

Pad center

(Drawing and coordinates are for the Circuit/Bump view.)



ALIGNMENT MARK INFORMATION



SHAPE OF THE ALIGNMENT MARK:



Note


Alignment mark is on Metal3 under Passivation.

The "+" mark is symmetric both horizontally and vertically.

COORDINATES:

	D-Left N	Mark (+)	D-Right Mark (+)		
	X	Y	X	Y	
1	-1984.5	-149.5	1969.5	-149.5	
2	-1969.5	-184.5	1984.5	-184.5	
3	-1994.5	-159.5	1959.5	-159.5	
4	-1959.5	-174.5	1994.5	-174.5	
С	-1977	-167	1977	-167	

TOP METAL AND PASSIVATION:



For Process Cross-Section

Revision A0.21 43

PAD COORDINATES

#	Pad	Χ	Υ	W	Н
1	COM54	-2363	-227.75	15	138.5
2	COM55	-2336	-227.75	15	138.5
3	COM56	-2309	-227.75	15	138.5
4	COM57	-2282	-227.75	15	138.5
5	COM58	-2255	-227.75	15	138.5
6	COM59	-2228	-227.75	15	138.5
7	COM60	-2201	-227.75	15	138.5
8	COM61	-2174	-227.75	15	138.5
9	COM62	-2147	-227.75	15	138.5
10	COM63	-2120	-227.75	15	138.5
11	COM64	-2093	-227.75	15	138.5
12	CIC	-2066	-227.75	15	138.5
13	TST4	-1970	-274.5	50	45
14	CS0	-1905	-274.5	50	45
15	RST	-1840	-274.5	50	45
16	CD	-1775	-274.5	50	45
17	WR0	-1710	-274.5	50	45
18	WR1	-1645	-274.5	50	45
19	VDDX	-1580	-274.5	50	45
20	D0	-1515	-274.5	50	45
21	D1	-1450	-274.5	50	45
22	D2	-1385	-274.5	50	45
23	D3	-1320	-274.5	50	45
24	D4	-1255	-274.5	50	45
25	D5	-1190	-274.5	50	45
26	D6	-1125	-274.5	50	45
27	D7	-1060	-274.5	50	45
28	VDD1	-995	-274.5	50	45
29	VDD1	-930	-274.5	50	45
30	VDD2	-865	-274.5	50	45
31	VDD2	-800	-274.5	50	45
32	VDD2	-735	-274.5	50	45
33	VDD3	-670	-274.5	50	45
34	VSS1	-605	-274.5	50	45
35	VSS1	-540	-274.5	50	45
36	VSS2	-475	-274.5	50	45
37	VSS2	-410	-274.5	50	45
38	VSS2	-345	-274.5	50	45

#	Pad	Χ	Υ	W	Н
39	VSS2	-280	-274.5	50	45
40	VB1+	-215	-274.5	50	45
41	VB1+	-150	-274.5	50	45
42	DUMMY	-85	-274.5	50	45
43	VB0+	-20	-274.5	50	45
44	VB0+	45	-274.5	50	45
45	VB0-	110	-274.5	50	45
46	VB0-	175	-274.5	50	45
47	DUMMY	240	-274.5	50	45
48	VB1-	305	-274.5	50	45
49	VB1-	370	-274.5	50	45
50	VB1+	435	-274.5	50	45
51	VB1+	500	-274.5	50	45
52	VLCDIN	565	-274.5	50	45
53	VLCDIN	630	-274.5	50	45
54	VLCDOUT	695	-274.5	50	45
55	VLCDOUT	760	-274.5	50	45
56	DUMMY	820	-274.5	45	45
57	DUMMY	875	-274.5	45	45
58	DUMMY	930	-274.5	45	45
59	DUMMY	985	-274.5	45	45
60	DUMMY	1040	-274.5	45	45
61	DUMMY	1095	-274.5	45	45
62	DUMMY	1150	-274.5	45	45
63	DUMMY	1205	-274.5	45	45
64	DUMMY	1260	-274.5	45	45
65	TST2	1320	-274.5	50	45
66	VSSL	1385	-274.5	50	45
67	VDDX	1450	-274.5	50	45
68	BM0	1515	-274.5	50	45
69	BM1	1580	-274.5	50	45
70	DT1	1645	-274.5	50	45
71	VSSX	1710	-274.5	50	45
72	DT2	1775	-274.5	50	45
73	VDD1	1840	-274.5	50	45
74	VDD2	1905	-274.5	50	45
75	VDD3	1970	-274.5	50	45
76	COM32	2066	-227.75	15	138.5

#	Pad	Pad X Y				
77	COM31	2093	-227.75	15	138.5	
78	COM30	2120	-227.75	15	138.5	
79	COM29	2147	-227.75	15	138.5	
80	COM28	2174	-227.75	15	138.5	
81	COM27	2201	-227.75	15	138.5	
82	COM26	2228	-227.75	15	138.5	
83	COM25	2255	-227.75	15	138.5	
84	COM24	2282	-227.75	15	138.5	
85	COM23	2309	-227.75	15	138.5	
86	COM22	2336	-227.75	15	138.5	
87	COM21	2363	-227.75	15	138.5	
88	COM20	2363 227.75		15	138.5	
89	COM19	2336 227.75		15	138.5	
90	COM18	2309	2309 227.75		138.5	
91	COM17	2282	227.75	15	138.5	
92	COM16	2255	227.75	15	138.5	
93	COM15	2228	227.75	15	138.5	
94	COM14	2201	227.75	15	138.5	
95	COM13	2174	227.75	15	138.5	
96	COM12	2147	227.75	15	138.5	
97	COM11	2120	227.75	15	138.5	
98	COM10	2093	227.75	15	138.5	
99	COM9	2066	227.75	15	138.5	
100	COM8	2039	227.75	15	138.5	
101	COM7	2012	227.75	15	138.5	
102	COM6	1985	227.75	15	138.5	
103	COM5	1958	227.75	15	138.5	
104	COM4	1931	227.75	15	138.5	
105	COM3	1904	227.75	15	138.5	
106	COM2	1877	227.75	15	138.5	
107	COM1	1850	227.75	15	138.5	
108	CIC	1823	227.75	15	138.5	
109	SEG1	1768.5	227.75	15	138.5	
110	SEG2	1741.5	227.75	15	138.5	
111	SEG3	1714.5	227.75	15	138.5	
112	SEG4	1687.5	227.75	15	138.5	
113	SEG5	1660.5	227.75	15	138.5	
114	SEG6	1633.5	227.75	15	138.5	
115	SEG7	1606.5	227.75	15	138.5	

#	Pad	Х	Υ	W	Н	
116	SEG8	1579.5	227.75	15	138.5	
117	SEG9	1552.5	227.75	15	138.5	
118	SEG10	1525.5	227.75	15	138.5	
119	SEG11	1498.5	227.75	15	138.5	
120	SEG12	1471.5	227.75	15	138.5	
121	SEG13	1444.5	227.75	15	138.5	
122	SEG14	1417.5	227.75	15	138.5	
123	SEG15	1390.5	227.75	15	138.5	
124	SEG16	SEG16 1363.5 227.75		15	138.5	
125	SEG17	1336.5	227.75	15	138.5	
126	SEG18	1309.5	0.5 227.75		138.5	
127	SEG19	1282.5	227.75	15	138.5	
128	SEG20	1255.5	227.75	15	138.5	
129	SEG21	1228.5	227.75	15	138.5	
130	SEG22	1201.5	227.75	15	138.5	
131	SEG23	1174.5	227.75	15	138.5	
132	SEG24	1147.5	227.75	15	138.5	
133	SEG25	1120.5	227.75	15	138.5	
134	SEG26	1093.5	227.75	15	138.5	
135	SEG27	1066.5	227.75	15	138.5	
136	SEG28	1039.5	227.75	15	138.5	
137	SEG29	1012.5	227.75	15	138.5	
138	SEG30	985.5	227.75	15	138.5	
139	SEG31	958.5	227.75	15	138.5	
140	SEG32	931.5	227.75	15	138.5	
141	SEG33	904.5	227.75	15	138.5	
142	SEG34	877.5	227.75	15	138.5	
143	SEG35	850.5	227.75	15	138.5	
144	SEG36	823.5	227.75	15	138.5	
145	SEG37	796.5	227.75	15	138.5	
146	SEG38	769.5	227.75	15	138.5	
147	SEG39	742.5	227.75	15	138.5	
148	SEG40	715.5	227.75	15	138.5	
149	SEG41	SEG41 688.5 2		15	138.5	
150	SEG42	SEG42 661.5		15	138.5	
151	SEG43	634.5	227.75 15		138.5	
152	SEG44	607.5	227.75	15	138.5	
153	SEG45	580.5	227.75	15	138.5	
154	SEG46	553.5	227.75	15	138.5	

Revision A0.21 45

#	Pad	Х	Υ		Н	
155	SEG47	526.5	227.75	15	138.5	
156	SEG48	499.5	227.75	15	138.5	
157	SEG49	472.5	227.75	15	138.5	
158	SEG50	445.5	227.75	15	138.5	
159	SEG51	418.5	227.75	15	138.5	
160	SEG52	391.5	227.75	15	138.5	
161	SEG53	364.5	227.75	15	138.5	
162	SEG54	337.5	227.75	15	138.5	
163	SEG55	310.5	227.75	15	138.5	
164	SEG56	283.5	227.75	15	138.5	
165	SEG57	256.5	227.75	15	138.5	
166	SEG58	229.5	227.75	15	138.5	
167	SEG59	202.5	227.75	15	138.5	
168	SEG60	175.5	227.75	15	138.5	
169	SEG61	148.5	227.75	15	138.5	
170	SEG62	121.5	227.75	15	138.5	
171	SEG63	94.5	227.75	15	138.5	
172	SEG64	67.5	227.75	15	138.5	
173	SEG65	40.5	227.75	15	138.5	
174	SEG66	13.5	227.75	15	138.5	
175	SEG67	-13.5	227.75	15	138.5	
176	SEG68	-40.5	227.75	15	138.5	
177	SEG69	-67.5	227.75	15	138.5	
178	SEG70	-94.5	227.75	15	138.5	
179	SEG71	-121.5	227.75	15	138.5	
180	SEG72	-148.5	227.75	15	138.5	
181	SEG73	-175.5	227.75	15	138.5	
182	SEG74	-202.5	227.75	15	138.5	
183	SEG75	-229.5	227.75	15	138.5	
184	SEG76	-256.5	227.75	15	138.5	
185	SEG77	-283.5	227.75	15	138.5	
186	SEG78	-310.5	227.75	15	138.5	
187	SEG79	-337.5	227.75	15	138.5	
188	SEG80	-364.5	227.75	15	138.5	
189	SEG81	-391.5	227.75	15	138.5	
190	SEG82	-418.5	227.75	15	138.5	
191	SEG83	-445.5	227.75	15	138.5	
192	SEG84	-472.5	227.75	15	138.5	
193	SEG85	-499.5	227.75	15	138.5	

#	Pad	Х	Υ	W	Н
194	SEG86	-526.5	227.75	15	138.5
195	SEG87	-553.5	227.75	15	138.5
196	SEG88	-580.5	227.75	15	138.5
197	SEG89	-607.5	227.75	15	138.5
198	SEG90	-634.5	227.75	15	138.5
199	SEG91	-661.5	227.75	15	138.5
200	SEG92	-688.5	227.75	15	138.5
201	SEG93	-715.5	227.75	15	138.5
202	SEG94	-742.5	227.75	15	138.5
203	SEG95	-769.5	227.75	15	138.5
204	SEG96	-796.5	227.75	15	138.5
205	SEG97	-823.5	227.75	15	138.5
206	SEG98	-850.5	227.75	15	138.5
207	SEG99	-877.5	227.75	15	138.5
208	SEG100	-904.5	227.75	15	138.5
209	SEG101	-931.5	227.75	15	138.5
210	SEG102	-958.5	227.75	15	138.5
211	SEG103	-985.5	227.75	15	138.5
212	SEG104	-1012.5	227.75	15	138.5
213	SEG105	-1039.5	227.75	15	138.5
214	SEG106	-1066.5	227.75	15	138.5
215	SEG107	-1093.5	227.75	15	138.5
216	SEG108	-1120.5	227.75	15	138.5
217	SEG109	-1147.5	227.75	15	138.5
218	SEG110	-1174.5	227.75	15	138.5
219	SEG111	-1201.5	227.75	15	138.5
220	SEG112	-1228.5	227.75	15	138.5
221	SEG113	-1255.5	227.75	15	138.5
222	SEG114	-1282.5	227.75	15	138.5
223	SEG115	-1309.5	227.75	15	138.5
224	SEG116	-1336.5	227.75	15	138.5
225	SEG117	-1363.5	227.75	15	138.5
226	SEG118	-1390.5	227.75	15	138.5
227	SEG119	-1417.5	227.75	15	138.5
228	SEG120	-1444.5	227.75	15	138.5
229	SEG121	-1471.5	227.75	15	138.5
230	SEG122	-1498.5	227.75	15	138.5
231	SEG123	-1525.5	227.75	15	138.5
232	SEG124	-1552.5	227.75	15	138.5

65x132 STN Controller-Drivers

#	Pad	Х	Υ	W	Н
233	SEG125	-1579.5	227.75	15	138.5
234	SEG126	-1606.5	227.75	15	138.5
235	SEG127	-1633.5	227.75	15	138.5
236	SEG128	-1660.5	227.75	15	138.5
237	SEG129	-1687.5	227.75	15	138.5
238	SEG130	-1714.5	227.75	15	138.5
239	SEG131	-1741.5	227.75	15	138.5
240	SEG132	-1768.5	227.75	15	138.5
241	COM33	-1823	227.75	15	138.5
242	COM34	-1850	227.75	15	138.5
243	COM35	-1877	227.75	15	138.5
244	COM36	-1904	227.75	15	138.5
245	COM37	-1931	227.75	15	138.5
246	COM38	-1958	227.75	15	138.5
247	COM39	-1985	227.75	15	138.5

Pad EG125 EG126 EG127 EG128 EG129 EG130 EG131 EG132	X -1579.5 -1606.5 -1633.5 -1660.5 -1687.5 -1714.5 -1741.5	227.75 227.75 227.75 227.75 227.75 227.75 227.75	15 15 15 15 15 15	H 138.5 138.5 138.5 138.5	# 248 249 250 251	COM40 COM41 COM42	-2012 -2039	Y	W	Н
EG126 EG127 EG128 EG129 EG130 EG131 EG132	-1606.5 -1633.5 -1660.5 -1687.5 -1714.5	227.75 227.75 227.75 227.75 227.75	15 15 15 15	138.5 138.5 138.5 138.5	249 250 251	COM41		227.75	15	138.5
EG127 EG128 EG129 EG130 EG131	-1633.5 -1660.5 -1687.5 -1714.5 -1741.5	227.75 227.75 227.75 227.75	15 15 15	138.5 138.5 138.5	250 251		_500	227.75	15	138.5
EG128 EG129 EG130 EG131 EG132	-1660.5 -1687.5 -1714.5 -1741.5	227.75 227.75 227.75	15 15	138.5 138.5	251	• • • • • •	-2066	227.75	15	138.5
EG129 EG130 EG131 EG132	-1687.5 -1714.5 -1741.5	227.75 227.75	15	138.5		COM43	-2093	227.75	15	138.5
EG130 EG131 EG132	-1714.5 -1741.5	227.75			252	COM44	-2120	227.75	15	138.5
EG131 EG132	-1741.5			138.5	253	COM45	-2147	227.75	15	138.5
	-1768 5		15	138.5	254	COM46	-2174	227.75	15	138.5
COM33	-1700.5	227.75	15	138.5	255	COM47	-2201	227.75	15	138.5
	-1823	227.75	15	138.5	256	COM48	-2228	227.75	15	138.5
COM34	-1850	227.75	15	138.5	257	COM49	-2255	227.75	15	138.5
COM35	-1877	227.75	15	138.5	258	COM50	-2282	227.75	15	138.5
COM36	-1904	227.75	15	138.5	259	COM51	-2309	227.75	15	138.5
COM37	-1931	227.75	15	138.5	260	COM52	-2336	227.75	15	138.5
COM38	-1958	227.75	15	138.5	261	COM53	-2363	227.75	15	138.5
COM39	-1985	227.75	15	138.5						



TRAY INFORMATION

