


N-CHANNEL ENHANCEMENT-MODE POWER MOSFET

Low on-resistance
Capable of 2.5V gate drive
Low drive current
Surface mount package




 $\begin{array}{cc} \mathsf{BV}_{\mathsf{DSS}} & \mathsf{20V} \\ \mathsf{R}_{\mathsf{DS(ON)}} & \mathsf{14m}\,\Omega \\ \mathsf{I}_{\mathsf{D}} & \mathsf{45A} \end{array}$

Description

Power MOSFETs from Silicon Standard provide the designer with the best combination of fast switching, ruggedized device design, ultra low on-resistance and cost-effectiveness.





Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	20	V
V_{GS}	Gate-Source Voltage	± 12	V
I _D @T _C =25°ℂ	Continuous Drain Current, V _{GS} @ 4.5V	45	А
I _D @T _C =125°ℂ	Continuous Drain Current, V _{GS} @ 4.5V	20	А
I _{DM}	Pulsed Drain Current ¹	140	А
P _D @T _C =25°C	Total Power Dissipation	48	W
	Linear Derating Factor	0.38	W/°C
T _{STG}	Storage Temperature Range	-55 to 150	$^{\circ}\!\mathbb{C}$
T_J	Operating Junction Temperature Range	-55 to 150	$^{\circ}\!\mathbb{C}$

Thermal Data

Symbol	Parameter		Value	Unit
Rthj-c	Thermal Resistance Junction-case	Max.	2.6	°C/W
Rthj-a	Thermal Resistance Junction-ambient	Max.	110	°C/W



Electrical Characteristics @ T_j=25°C (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	20	-	-	V
$\Delta \text{BV}_{\text{DSS}} / \Delta T_j$	Breakdown Voltage Temperature Coefficient	Reference to 25°C, I _D =1mA	-	0.1	-	V/°C
R _{DS(ON)}	Static Drain-Source On-Resistance	V_{GS} =4.5V, I_D =18A	-	-	14	$m\Omega$
		V_{GS} =2.5V, I_D =9A	-	-	28	$\mathbf{m}\Omega$
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250uA$	0.5	-	1.2	V
g _{fs}	Forward Transconductance	V_{DS} =10V, I_{D} =18A	-	26	-	S
I _{DSS}	Drain-Source Leakage Current (T _j =25°C)	V_{DS} =20V, V_{GS} =0V	-	-	1	uA
	Drain-Source Leakage Current (T _j =125°C)	$V_{DS}=20V$, $V_{GS}=0V$	-	-	25	uA
I _{GSS}	Gate-Source Leakage	$V_{GS} = \pm 12V$	-	-	±100	nA
Q_g	Total Gate Charge ²	I _D =18A	-	19	-	nC
Q_gs	Gate-Source Charge	V _{DS} =20V	_	1.5	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge	V _{GS} =5V	-	10.5	-	nC
t _{d(on)}	Turn-on Delay Time ²	V _{DS} =10V	-	7.5	-	ns
t _r	Rise Time	I _D =18A	-	83	-	ns
$t_{d(off)}$	Turn-off Delay Time	$R_G=3.3\Omega, V_{GS}=5V$	-	18	-	ns
t _f	Fall Time	$R_D=0.56\Omega$	-	23	-	ns
C _{iss}	Input Capacitance	V _{GS} =0V	-	500	-	pF
C _{oss}	Output Capacitance	V _{DS} =20V		310	-	pF
C _{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	125	-	pF


Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
I _S	Continuous Source Current (Body Diode)	$V_D = V_G = 0V$, $V_S = 1.3V$	1	-	45	Α
I _{SM}	Pulsed Source Current (Body Diode) ¹		-	-	140	Α
V_{SD}	Forward On Voltage ²	$T_j=25^{\circ}$ C, $I_S=45$ A, $V_{GS}=0$ V	-	-	1.3	V

Notes:

- 1. Pulse width limited by safe operating area.
- 2.Pulse width ≤300us, duty cycle ≤2%.









Fig 1. Typical Output Characteristics

Fig 2. Typical Output Characteristics








Fig 4. Normalized On-Resistance v.s. Junction Temperature






Fig 5. Maximum Drain Current v.s.

Case Temperature




Fig 6. Typical Power Dissipation




Fig 7. Maximum Safe Operating Area





Fig 8. Effective Transient Thermal Impedance










Fig 9. Gate Charge Characteristics

Fig 10. Typical Capacitance Characteristics









Fig 12. Gate Threshold Voltage v.s. Junction Temperature









Fig 13. Switching Time Circuit

Fig 14. Switching Time Waveform






Fig 15. Gate Charge Circuit

Fig 16. Gate Charge Waveform

Information furnished by Silicon Standard Corporation is believed to be accurate and reliable. However, Silicon Standard Corporation makes no guarantee or warranty, express or implied, as to the reliability, accuracy, timeliness or completeness of such information and assumes no responsibility for its use, or for infringement of any patent or other intellectual property rights of third parties that may result from its use. Silicon Standard reserves the right to make changes as it deems necessary to any products described herein for any reason, including without limitation enhancement in reliability, functionality or design. No license is granted, whether expressly or by implication, in relation to the use of any products described herein or to the use of any information provided herein, under any patent or other intellectual property rights of Silicon Standard Corporation or any third parties.