counter.vhd Page 1

```
library ieee;
USE ieee.std logic 1164.all;
USE ieee.numeric_std.all;
entity counter is
port (rst : in std logic;
       clk : in std logic;
       slow clk : out std logic);
end counter;
architecture rtl of counter is
signal count: unsigned(18 downto 0); -- may have to slow clock to 2 ms, or 40 ms, 2^18
is around 200000 for the count
begin
       count_p: process(rst, clk)
       begin
       if rst = '0' then
               count <= (others => '0');
       elsif(rising edge(clk)) then
               end if;
       slow clk <= count(18);</pre>
       end process count p;
end rtl;
```