CS61C Discussion 4 – RISC-V Addressing, Inst. Formats, and CALL

1 RISC-V Addressing

1.1 Overview

- We have several addressing modes to access memory (immediate not listed):
 - (a) **Base displacement addressing:** Adds an immediate to a register value to create a memory address (used for lw, lb, sw, sb)
 - (b) **PC-relative addressing:** Uses the PC and adds the immediate value of the instruction (multiplied by 2) to create an address (used by branch and jump instructions)
 - (c) Register Addressing: Uses the value in a register as a memory address (jr)

| | | | _ |
|---|-----|------|--------|
| 1 | 0 | T-1 | |
| | ., | H.VA | rcises |
| _ | . 4 | LIAC | TOTOCO |


- 1. What is range of 32-bit instructions that can be reached from the current PC using a branch instruction?
- 2. What is the range of 32-bit instructions that can be reached from the current PC using a jump instruction?
- 3. Given the following RISC-V code (and instruction addresses), fill in the blank fields for the following instructions (you'll need your RISC-V green card!).

2 Powerful RISC-V Functions

- 1. Write a function double in RISC-V that, when given an integer x, returns 2x.
- 2. Write a function power in RISC-V that takes in two numbers x and n, and returns x^n . You may assume that $n \ge 0$ and that multiplication will always result in a 32-bit number.

3 Compile, Assemble, Link, Load, and Go!

3.1 Overview



3.2 Exercises

- a. What is the Stored Program concept and what does it enable us to do?
- b. How many passes through the code does the Assembler have to make? Why?
- c. What are the different parts of the object files output by the Assembler?
- d. Which step in CALL resolves relative addressing? Absolute addressing?
- e. What does RISC stand for? How is this related to pseudoinstructions?

4 Writing RISC-V Functions

Write a function sumSquare in RISC-V that, when given an integer n, returns the summation below. If n is not positive, then the function returns 0.

$$n^2 + (n-1)^2 + (n-2)^2 + \ldots + 1^2$$

For this problem, you are given a RISC-V function called square that takes in an integer and returns its square. Implement sumSquare using square as a subroutine.

| R ∕ F | ₹ | ISC-V |
|--------------|-----|-------------------------|
| RV64I BASE I | NTE | GER INSTRUCTIONS, in al |
| MNEMONIC | FMT | NAME |
| add, addw | R | ADD (Word) |
| addi,addiw | I | ADD Immediate (Word) |
| and | R | AND |
| | | |

1 **Reference Data**

| RV64I BASE | INTE | GER INSTRUCTIONS, in al | phabetical order | |
|---------------|------|---------------------------------|--|------|
| MNEMONIC | FMT | NAME | DESCRIPTION (in Verilog) | NOTE |
| add,addw | R | ADD (Word) | R[rd] = R[rs1] + R[rs2] | 1) |
| addi,addiw | I | ADD Immediate (Word) | R[rd] = R[rs1] + imm | 1) |
| and | R | AND | R[rd] = R[rs1] & R[rs2] | |
| andi | I | AND Immediate | R[rd] = R[rs1] & imm | |
| auipc | U | Add Upper Immediate to PC | $R[rd] = PC + \{imm, 12'b0\}$ | |
| beq | SB | Branch EQual | if(R[rs1]==R[rs2) PC=PC+{imm,1b'0} | |
| bge | SB | Branch Greater than or Equal | | |
| bgeu | SB | $Branch \geq Unsigned$ | if(R[rs1]>=R[rs2) PC=PC+{imm,1b'0} | 2) |
| blt | SB | Branch Less Than | if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}</td"><td></td></r[rs2)> | |
| bltu | SB | Branch Less Than Unsigned | if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}</td"><td>2)</td></r[rs2)> | 2) |
| bne | | Branch Not Equal | if(R[rs1]!=R[rs2) PC=PC+{imm,1b'0} | , |
| csrrc | I | Cont./Stat.RegRead&Clear | $R[rd] = CSR; CSR = CSR \& \sim R[rs1]$ | |
| csrrci | Ī | Cont./Stat.RegRead&Clear | R[rd] = CSR;CSR = CSR & ~imm | |
| | - | Imm | | |
| csrrs | I | Cont./Stat.RegRead&Set | $R[rd] = CSR; CSR = CSR \mid R[rs1]$ | |
| csrrsi | I | Cont./Stat.RegRead&Set Imm | $R[rd] = CSR$; $CSR = CSR \mid imm$ | |
| csrrw | I | Cont./Stat.RegRead&Write | R[rd] = CSR; CSR = R[rs1] | |
| csrrwi | Ĩ | Cont./Stat.Reg Read&Write | R[rd] = CSR; CSR = imm | |
| | • | Imm | Idial esit iiii | |
| ebreak | I | Environment BREAK | Transfer control to debugger | |
| ecall | I | Environment CALL | Transfer control to operating system | |
| fence | Ĩ | Synch thread | Synchronizes threads | |
| fence.i | I | Synch Instr & Data | Synchronizes writes to instruction stream | |
| jal | UJ | Jump & Link | $R[rd] = PC+4; PC = PC + \{imm, 1b'0\}$ | |
| jalr | I | Jump & Link Register | R[rd] = PC+4; $PC = R[rs1]+imm$ | 3) |
| lb | Î | Load Byte | R[rd] = | 4) |
| | • | Doub Dyte | {56'bM[](7),M[R[rs1]+imm](7:0)} | ., |
| 1bu | I | Load Byte Unsigned | $R[rd] = \{56'b0,M[R[rs1]+imm](7:0)\}$ | |
| ld | Ī | Load Doubleword | R[rd] = M[R[rs1] + imm](63:0) | |
| 1h | Ī | Load Halfword | R[rd] = | 4) |
| | - | 2000 | {48'bM[](15),M[R[rs1]+imm](15:0)} | ., |
| lhu | I | Load Halfword Unsigned | $R[rd] = \{48'b0,M[R[rs1]+imm](15:0)\}$ | |
| lui | Ū | Load Upper Immediate | R[rd] = {32b'imm<31>, imm, 12'b0} | |
| lw | I | Load Word | R[rd] = | 4) |
| | • | Doug II of a | {32'bM[](31),M[R[rs1]+imm](31:0)} | ., |
| lwu | I | Load Word Unsigned | $R[rd] = \{32'b0,M[R[rs1]+imm](31:0)\}$ | |
| or | R | OR | R[rd] = R[rs1] R[rs2] | |
| ori | I | OR Immediate | $R[rd] = R[rs1] \mid imm$ | |
| sb | S | Store Byte | M[R[rs1]+imm](7:0) = R[rs2](7:0) | |
| sd | S | Store Doubleword | M[R[rs1] + imm](7.0) = R[rs2](7.0) M[R[rs1] + imm](63:0) = R[rs2](63:0) | |
| sh | S | Store Halfword | M[R[rs1]+imm](15:0) = R[rs2](15:0) | |
| sll,sllw | R | Shift Left (Word) | $R[rd] = R[rs1] \ll R[rs2]$ | 1) |
| slli,slliw | I | Shift Left Immediate (Word) | R[rd] = R[rs1] << imm | 1) |
| slt | R | Set Less Than | | 1) |
| slti | I | Set Less Than Immediate | R[rd] = (R[rs1] < R[rs2]) ? 1 : 0 R[rd] = (R[rs1] < imm) ? 1 : 0 | |
| sltiu | I | | R[rd] = (R[rs1] < imm) ? 1 : 0 R[rd] = (R[rs1] < imm) ? 1 : 0 | 2) |
| | | Set < Immediate Unsigned | R[rd] = (R[rs1] < imm) ? 1 : 0 | 2) |
| sltu | R | Set Less Than Unsigned | R[rd] = (R[rs1] < R[rs2]) ? 1 : 0 | 2) |
| sra,sraw | R | | R[rd] = R[rs1] >> R[rs2] | 1,5) |
| srai, sraiw | I | Shift Right Arith Imm (Word) | | 1,5) |
| srl,srlw | R | Shift Right (Word) | R[rd] = R[rs1] >> R[rs2] | 1) |
| srli,srliw | I | Shift Right Immediate (Word) | | 1) |
| sub, subw | R | SUBtract (Word) | R[rd] = R[rs1] - R[rs2] | 1) |
| sw | S | Store Word | M[R[rs1]+imm](31:0) = R[rs2](31:0) | |
| xor | R | XOR | $R[rd] = R[rs1] ^ R[rs2]$ | |
| xori | I | XOR Immediate | $R[rd] = R[rs1] \wedge imm$ | |
| Notes: 1) The | Word | version only operates on the ri | ightmost 32 bits of a 64-bit registers | |

Notes: 1) The Word version only operates on the rightmost 32 bits of a 64-bit registers

- Operation assumes unsigned integers (instead of 2's complement) The least significant bit of the branch address in jalr is set to 0
- (signed) Load instructions extend the sign bit of data to fill the 64-bit register Replicates the sign bit to fill in the leftmost bits of the result during right shift
- Multiply with one operand signed and one unsigned
 The Single version does a single-precision operation using the rightmost 32 bits of a 64-
- 8) Classify writes a 10-bit mask to show which properties are true (e.g., -inf, -0,+0, +inf, denorm, ...)
- Atomic memory operation; nothing else can interpose itself between the read and the write of the memory location

The immediate field is sign-extended in RISC-V

ARITHMETIC CORE INSTRUCTION SET

| RV64M | Multiply | Extension |
|-------|----------|-----------|

| MNEMONIC | FMI | NAME | DESCRIPTION (in Verilog) | NOTE |
|----------------------|-------|------------------------------|-----------------------------------|------|
| mul, mulw | R | MULtiply (Word) | R[rd] = (R[rs1] * R[rs2])(63:0) | 1) |
| mulh | R | MULtiply High | R[rd] = (R[rs1] * R[rs2])(127:64) | |
| mulhu | R | MULtiply High Unsigned | R[rd] = (R[rs1] * R[rs2])(127:64) | 2) |
| mulhsu | R | MULtiply upper Half Sign/Uns | R[rd] = (R[rs1] * R[rs2])(127:64) | 6) |
| div, divw | R | DIVide (Word) | R[rd] = (R[rs1] / R[rs2]) | 1) |
| divu | R | DIVide Unsigned | R[rd] = (R[rs1] / R[rs2]) | 2) |
| rem, remw | R | REMainder (Word) | R[rd] = (R[rs1] % R[rs2]) | 1) |
| remu, remuw | R | REMainder Unsigned (Word) | R[rd] = (R[rs1] % R[rs2]) | 1,2) |
| RV64F and RV64D Floa | tinσ_ | Point Extensions | | |

2

7)

2,7)

2,7)

| remu, remuw | R | REMainder Unsigned (Word) | R[rd] = (R[rs1] % R[rs2]) | 1,2) |
|-----------------------|------|----------------------------------|--|------|
| RV64F and RV64D Float | ing- | Point Extensions | | |
| fld, flw | I | Load (Word) | F[rd] = M[R[rs1] + imm] | 1) |
| fsd, fsw | S | Store (Word) | M[R[rs1]+imm] = F[rd] | 1) |
| fadd.s,fadd.d | R | ADD | F[rd] = F[rs1] + F[rs2] | 7) |
| fsub.s,fsub.d | R | SUBtract | F[rd] = F[rs1] - F[rs2] | 7) |
| fmul.s,fmul.d | R | MULtiply | F[rd] = F[rs1] * F[rs2] | 7) |
| fdiv.s,fdiv.d | R | DIVide | F[rd] = F[rs1] / F[rs2] | 7) |
| fsqrt.s,fsqrt.d | R | SQuare RooT | F[rd] = sqrt(F[rs1]) | 7) |
| fmadd.s,fmadd.d | R | Multiply-ADD | F[rd] = F[rs1] * F[rs2] + F[rs3] | 7) |
| fmsub.s,fmsub.d | R | Multiply-SUBtract | F[rd] = F[rs1] * F[rs2] - F[rs3] | 7) |
| fnmadd.s,fnmadd.d | R | Negative Multiply-ADD | F[rd] = -(F[rs1] * F[rs2] + F[rs3]) | 7) |
| fnmsub.s,fnmsub.d | R | Negative Multiply-SUBtract | F[rd] = -(F[rs1] * F[rs2] - F[rs3]) | 7) |
| fsgnj.s,fsgnj.d | R | SiGN source | F[rd] = { F[rs2]<63>,F[rs1]<62:0>} | 7) |
| fsgnjn.s,fsgnjn.d | R | Negative SiGN source | F[rd] = { (~F[rs2]<63>), F[rs1]<62:0>} | 7) |
| fsgnjx.s,fsgnjx.d | R | Xor SiGN source | F[rd] = {F[rs2]<63>^F[rs1]<63>, F[rs1]<62:0>} | 7) |
| fmin.s,fmin.d | R | MINimum | F[rd] = (F[rs1] < F[rs2]) ? F[rs1] : F[rs2] | 7) |
| fmax.s,fmax.d | R | MAXimum | F[rd] = (F[rs1] > F[rs2]) ? F[rs1] : F[rs2] | 7) |
| feq.s,feq.d | R | Compare Float EQual | R[rd] = (F[rs1] == F[rs2]) ? 1 : 0 | 7) |
| flt.s,flt.d | R | Compare Float Less Than | R[rd] = (F[rs1] < F[rs2]) ? 1 : 0 | 7) |
| fle.s,fle.d | R | Compare Float Less than or = | $R[rd] = (F[rs1] \le F[rs2]) ? 1 : 0$ | 7) |
| fclass.s,fclass.d | R | Classify Type | R[rd] = class(F[rs1]) | 7,8) |
| fmv.s.x,fmv.d.x | R | Move from Integer | F[rd] = R[rs1] | 7) |
| fmv.x.s,fmv.x.d | R | Move to Integer | R[rd] = F[rs1] | 7) |
| fcvt.s.d | R | Convert to SP from DP | F[rd] = single(F[rs1]) | |
| fcvt.d.s | R | Convert to DP from SP | F[rd] = double(F[rs1]) | |
| fcvt.s.w,fcvt.d.w | R | Convert from 32b Integer | F[rd] = float(R[rs1](31:0)) | 7) |
| fcvt.s.l,fcvt.d.l | R | Convert from 64b Integer | F[rd] = float(R[rs1](63:0)) | 7) |
| fcvt.s.wu,fcvt.d.wu | R | Convert from 32b Int Unsigned | F[rd] = float(R[rs1](31:0)) | 2,7) |
| fcvt.s.lu,fcvt.d.lu | R | Convert from 64b Int Unsigned | F[rd] = float(R[rs1](63:0)) | 2,7) |
| fcvt.w.s,fcvt.w.d | R | Convert to 32b Integer | R[rd](31:0) = integer(F[rs1]) | 7) |
| | | | | |

fcvt.wu.s,fcvt.wu.d R Convert to 32b Int Unsigned R[rd](31:0) = integer(F[rs1]) fcvt.lu.s, fcvt.lu.d R Convert to 64b Int Unsigned R[rd](63:0) = integer(F[rs1])

fcvt.l.s,fcvt.l.d

lr.w,lr.d

sc.w,sc.d

| KV04A Atomitic Extension | | | | |
|--------------------------|---|------------------|---|------|
| amoadd.w,amoadd.d | R | ADD | R[rd] = M[R[rs1]], | 9) |
| | | | M[R[rs1]] = M[R[rs1]] + R[rs2] | |
| amoand.w,amoand.d | R | AND | R[rd] = M[R[rs1]], | 9) |
| | | | M[R[rs1]] = M[R[rs1]] & R[rs2] | |
| amomax.w,amomax.d | R | MAXimum | R[rd] = M[R[rs1]], | 9) |
| | | | if(R[rs2] > M[R[rs1]]) M[R[rs1]] = R[rs2] | |
| amomaxu.w,amomaxu.d | R | MAXimum Unsigned | R[rd] = M[R[rs1]], | 2,9) |
| | | | if(R[rs2] > M[R[rs1]]) M[R[rs1]] = R[rs2] | |
| amomin.w,amomin.d | R | MINimum | R[rd] = M[R[rs1]], | 9) |
| | | | $if(R[rs2] \le M[R[rs1]]) M[R[rs1]] = R[rs2]$ | |
| amominu.w,amominu.d | R | MINimum Unsigned | R[rd] = M[R[rs1]], | 2,9) |
| | | | if(R[rs2] < M[R[rs1]]) M[R[rs1]] = R[rs2] | |
| amoor.w,amoor.d | R | OR | R[rd] = M[R[rs1]], | 9) |
| | | | M[R[rs1]] = M[R[rs1]] R[rs2] | |
| amoswap.w,amoswap.d | R | SWAP | R[rd] = M[R[rs1]], M[R[rs1]] = R[rs2] | 9) |
| | | | | |

R Convert to 64b Integer


XOR

R Load Reserved R Store Conditional R[rd](63:0) = integer(F[rs1])

R[rd] = M[R[rs1]], M[R[rs1]] = 1 R[rd] = M[R[rs1]], ^R[rs2] R[rd] = M[R[rs1]], ^R[rs2] R[rd] = M[R[rs1]], reservation on M[R[rs1]] if reserved, M[R[rs1]] = R[rs2], R[rd] = 0; else R[rd] = 1

CORE INSTRUCTION FORMATS

| | 31 | 27 | 26 | 25 | 24 | 20 | 19 | 15 | 14 | 12 | 11 | 7 | 6 | 0 |
|----|------------|--------------|----|-------|-----------------------------|------------|-----|-----|--------|--------|-----------------|--------|--------|-----|
| R | | funct7 | | | rs2 | | r | rs1 | | funct3 | | 1 | Opcode | |
| I | imm[11:0] | | | | | rs1 funct3 | | rd | | Opcode | | | | |
| S | | imm[11:5] | | | rs | 2 | rs1 | | funct3 | | funct3 imm[4:0] | | opco | ode |
| SB | | imm[12 10:5] | | | imm[12 10:5] rs2 rs1 funct3 | | | | | ct3 | imm[4 | :1 11] | opco | ode |
| U | imm[31:12] | | | | | | | | | | | rd | | ode |
| UJ | | | in | ım[20 | 0 10:1 | 11 19: | 12] | | | | rc | i | opco | ode |
| | | | | | 1 | | | | | | | | -1 | |





3

PSEUDO INSTRUCTIONS

OPCODES IN NUMERICAL ORDER BY OPCODE

| OPCODES IN | NUMER | RICAL ORDE | R BY OPCO | DDE | |
|------------|-------|------------|-----------|---------------|---------------|
| MNEMONIC | FMT | OPCODE | FUNCT3 | FUNCT7 OR IMN | 1 HEXADECIMAL |
| 1b | I | 0000011 | 000 | | 03/0 |
| 1h | I | 0000011 | 001 | | 03/1 |
| lw | I | 0000011 | 010 | | 03/2 |
| ld | I | 0000011 | 011 | | 03/3 |
| 1bu | I | 0000011 | 100 | | 03/4 |
| lhu | I | 0000011 | 101 | | 03/5 |
| lwu | I | 0000011 | 110 | | 03/6 |
| fence | I | 0001111 | 000 | | 0F/0 |
| fence.i | I | 0001111 | 001 | | 0F/1 |
| addi | I | 0010011 | 000 | | 13/0 |
| slli | I | 0010011 | 001 | 0000000 | 13/1/00 |
| slti | I | 0010011 | 010 | | 13/2 |
| sltiu | I | 0010011 | 011 | | 13/3 |
| xori | I | 0010011 | 100 | | 13/4 |
| srli | I | 0010011 | 101 | 0000000 | 13/5/00 |
| srai | I | 0010011 | 101 | 0100000 | 13/5/20 |
| ori | I | 0010011 | 110 | | 13/6 |
| andi | I | 0010011 | 111 | | 13/7 |
| auipc | U | 0010111 | | | 17 |
| addiw | I | 0011011 | 000 | | 1B/0 |
| slliw | I | 0011011 | 001 | 0000000 | 1B/1/00 |
| srliw | I | 0011011 | 101 | 0000000 | 1B/5/00 |
| sraiw | I | 0011011 | 101 | 0100000 | 1B/5/20 |
| sb | S | 0100011 | 000 | | 23/0 |
| sh | S | 0100011 | 001 | | 23/1 |
| SW | S | 0100011 | 010 | | 23/2 |
| sd | S | 0100011 | 011 | | 23/3 |
| add | R | 0110011 | 000 | 0000000 | 33/0/00 |
| sub | R | 0110011 | 000 | 0100000 | 33/0/20 |
| sll | R | 0110011 | 001 | 0000000 | 33/1/00 |
| slt | R | 0110011 | 010 | 0000000 | 33/2/00 |
| sltu | R | 0110011 | 011 | 0000000 | 33/3/00 |
| xor | R | 0110011 | 100 | 0000000 | 33/4/00 |
| srl | R | 0110011 | 101 | 0000000 | 33/5/00 |
| sra | R | 0110011 | 101 | 0100000 | 33/5/20 |
| or | R | 0110011 | 110 | 0000000 | 33/6/00 |
| and | R | 0110011 | 111 | 0000000 | 33/7/00 |
| lui | U | 0110111 | | | 37 |
| addw | R | 0111011 | 000 | 0000000 | 3B/0/00 |
| subw | R | 0111011 | 000 | 0100000 | 3B/0/20 |
| sllw | R | 0111011 | 001 | 0000000 | 3B/1/00 |
| srlw | R | 0111011 | 101 | 0000000 | 3B/5/00 |
| sraw | R | 0111011 | 101 | 0100000 | 3B/5/20 |
| beq | SB | 1100011 | 000 | | 63/0 |
| bne | SB | 1100011 | 001 | | 63/1 |
| blt | SB | 1100011 | 100 | | 63/4 |
| bge | SB | 1100011 | 101 | | 63/5 |
| bltu | SB | 1100011 | 110 | | 63/6 |
| bgeu | SB | 1100011 | 111 | | 63/7 |
| jalr | I | 1100111 | 000 | | 67/0 |
| jal | UJ | 1101111 | | | 6F |
| ecall | I | 1110011 | 000 | 000000000000 | 73/0/000 |
| ebreak | I | 1110011 | 000 | 000000000001 | 73/0/001 |
| CSRRW | I | 1110011 | 001 | | 73/1 |
| CSRRS | I | 1110011 | 010 | | 73/2 |
| CSRRC | I | 1110011 | 011 | | 73/3 |
| CSRRWI | I | 1110011 | 101 | | 73/5 |
| CSRRSI | I | 1110011 | 110 | | 73/6 |
| CSRRCI | I | 1110011 | 111 | | 73/7 |
| | | | | | |


REGISTER NAME, USE, CALLING CONVENTION

| EGISTER NAME | E, USE, CALLIN | IG CONVENTION | 4 |
|--------------|----------------|-------------------------------------|--------|
| REGISTER | NAME | USE | SAVER |
| x0 | zero | The constant value 0 | N.A. |
| x1 | ra | Return address | Caller |
| x2 | sp | Stack pointer | Callee |
| х3 | gp | Global pointer | |
| x4 | tp | Thread pointer | |
| x5-x7 | t0-t2 | Temporaries | Caller |
| x8 | s0/fp | Saved register/Frame pointer | Callee |
| x9 | s1 | Saved register | Callee |
| x10-x11 | a0-a1 | Function arguments/Return values | Caller |
| x12-x17 | a2-a7 | Function arguments | Caller |
| x18-x27 | s2-s11 | Saved registers | Callee |
| x28-x31 | t3-t6 | Temporaries | Caller |
| f0-f7 | ft0-ft7 | FP Temporaries | Caller |
| f8-f9 | fs0-fs1 | FP Saved registers | Callee |
| f10-f11 | fa0-fa1 | FP Function arguments/Return values | Caller |
| f12-f17 | fa2-fa7 | FP Function arguments | Caller |
| f18-f27 | fs2-fs11 | FP Saved registers | Callee |
| f28-f31 | ft8-ft11 | R[rd] = R[rs1] + R[rs2] | Caller |

IEEE 754 FLOATING-POINT STANDARD

(-1)° × (1+ Fraction) × 2^(Exponent-Bia) where Half-Precision Bias = 15, Single-Precision Bias = 127, Double-Precision Bias = 1023, Quad-Precision Bias = 16383 IEEE Half-, Single-, Double-, and Quad-Precision Formats:

| S | | Ex | ponent | Fra | ction | | | | | |
|----|----|-----|----------|-------|-------|-----|----------|----|---|---|
| 15 | 5 | 14 | 10 | 9 | | 0 | | | | |
| S | ; | | Exponent | | | | Fraction | | | |
| 31 | 1 | 30 | | 23 | 22 | | | 0 | | _ |
| S | ; | | Expone | ent | | | Fraction | | | |
| 63 | 3 | 62 | | 52 51 | | | | | 0 | |
| S | ; | | Exponent | | | | Fraction | on | | |
| 12 | 27 | 126 | | | | 112 | 111 | | | 0 |



SIZE PREFIXES AND SYMBOLS

| SIZE | PREFIX | SYMBOL | SIZE | PREFIX | SYMBOL |
|------------------|--------|--------|-------------------|--------|--------|
| 10^{3} | Kilo- | K | 210 | Kibi- | Ki |
| 10^{6} | Mega- | M | 220 | Mebi- | Mi |
| 10° | Giga- | G | 230 | Gibi- | Gi |
| 10^{12} | Tera- | T | 240 | Tebi- | Ti |
| 1015 | Peta- | P | 250 | Pebi- | Pi |
| 10 ¹⁸ | Exa- | Е | 260 | Exbi- | Ei |
| 10^{21} | Zetta- | Z | 270 | Zebi- | Zi |
| 10^{24} | Yotta- | Y | 280 | Yobi- | Yi |
| 10 ⁻³ | milli- | m | 10 ⁻¹⁵ | femto- | f |
| 10-6 | micro- | μ | 10 ⁻¹⁸ | atto- | a |
| 10-9 | nano- | n | 10 ⁻²¹ | zepto- | z |
| 10-12 | pico- | р | 10 ⁻²⁴ | yocto- | у |

