CS 61C:

Great Ideas in Computer Architecture RISC-V Instruction Formats

Instructors:

Nick Weaver and John Wawrzynek

http://inst.eecs.Berkeley.edu/~cs61c/sp18

Levels of Representation/Interpretation


High Level Language Program (e.g., C) omniler **Assembly Language** Program (e.g., RISC-V) Assemble Machine Language Program (RISC-V) Machine Interpretation **Hardware Architecture Description** (e.g., block diagrams) Architecture *Implementation* **Logic Circuit Description** (Circuit Schematic Diagrams)

```
temp = v[k];
v[k] = v[k+1];
v[k+1] = temp;
lw x10, 0(x12)
lw x11, 4(x12)
sw x11, 0(x12)
sw x10, 4(x12)
```

Anything can be represented as a *number*, i.e., data or instructions

1010 1111 0101 1000 0000 1001 1100 0110

Register File
ALU



Big Idea: Stored-Program Computer

- Instructions are represented as bit patterns can think of these as numbers
- Therefore, entire programs can be stored in memory to be read or written just like data
- Can reprogram quickly (seconds), don't have to rewire computer (days)
- Known as the "von Neumann" computers after widely distributed tech report on EDVAC project
 - Wrote-up discussions of Eckert and Mauchly
 - Anticipated earlier by Turing and Zuse

First Draft of a Report on the EDVAC

by

John von Neumann

Contract No. W-670-ORD-4926

Between the

United States Army Ordnance Department and the


University of Pennsylvania

Moore School of Electrical Engineering

University of Pennsylvania

June 30, 1945

EDSAC (Cambridge, 1949) First General Stored-Program Computer



Consequence #1: Everything Has a Memory Address

- Since all instructions and data are stored in memory, everything has a memory address: instructions, data words
 - Both branches and jumps use these
- C pointers are just memory addresses: they can point to anything in memory
- One register keeps address of instruction being executed: "Program Counter" (PC)
 - Basically a pointer to memory
 - Intel calls it Instruction Pointer (a better name)

Consequence #2: Binary Compatibility

- Programs are distributed in binary form
 - Programs bound to specific instruction set
 - Different version for phones and PCs, etc.
- New machines in the same family want to run old programs ("binaries") as well as programs compiled to new instructions
- Leads to "backward-compatible" instruction set evolving over time
- Selection of Intel 8088 in 1981 for 1st IBM PC is major reason latest PCs still use 80x86 instruction set; could still run program from 1981 PC today

Instructions as Numbers (1/2)

- Most data we work with is in words (32-bit chunks):
 - Each register is a word
 - lw and sw both access memory one word at a time
- So how do we represent instructions?
 - Remember: Computer only represents 1s and 0s, so assembler string "add x10, x11, x0" is meaningless to hardware
 - RISC-V seeks simplicity: since data is in words, make instructions be fixed-size 32-bit words also
 - Same 32-bit instruction definitions used for RV32, RV64, RV128


Instructions as Numbers (2/2)

- Divide 32-bit instruction word into "fields"
- Each field tells processor something about instruction
- We could define different set of fields for each instruction, but RISC-V seeks simplicity, so group possible instructions into six basic types of instruction formats:
 - R-format for register-register arithmetic/logical operations
 - I-format for register-immediate arith/logical operations and loads
 - S-format for stores
 - B-format for branches
 - U-format for 20-bit upper immediate instructions
 - J-format for jumps

Summary of RISC-V Instruction Formats

31	30 25	5 24	21	20	19	15 1	.4 J	12 11	8	7	6	0	
f	unct7		rs2		rs1		funct3		re	d	opco	ode	R-type
	imm[1	1:0]			rs1		funct3		ro	d	opco	ode	I-type
im	m[11:5]		rs2		rsl		funct3		irnm	[4:0]	opco	ode	S-type
imm[12]	imm[10:5]		rs2		rs1		funct3	im	m[4:1]	imm[11]	opc	ode	B-type
	·	im	nm[31:	:12]	***	*60			ro	d	opco	ode	U-typ
imm[20]	imm[1	0:1	j	mm[11]	irr	ım[19:	:12]		ro	d	орсо	ode	J-type


R-Format Instruction Layout



- This example: 32-bit instruction word divided into six fields of varying numbers of bits each: 7+5+5+3+5+7 = 32
- In this case:
 - opcode is a 7-bit field that lives in bits 6-0 of the instruction
 - rs2 is a 5-bit field that lives in bits 24-20 of the instruction


etc.

R-Format Instructions opcode/funct fields



- opcode: partially specifies which instruction it is
 - Note: This field is equal to 0110011_{two} for all R-Format registerregister arithmetic/logical instructions
- funct7+funct3: combined with opcode, these two fields describe what operation to perform
- Question: Why aren't opcode and funct7 and funct3 a single 17-bit field?
 - We'll answer this later

R-Format Instructions register specifiers



- Each register field (rs1, rs2, rd) holds a 5-bit unsigned integer
 (0-31) corresponding to a register number (x0-x31)
- <u>rs1</u> (Source Register #1): specifies register containing first operand
- <u>rs2</u>: specifies second register operand
- <u>rd</u> (Destination Register): specifies register which will receive result of computation

R-Format Example

RISC-V Assembly Instruction:
 add x18,x19,x10

31	25 24 2	0 19 15	14	12 11	6 0
funct7	rs2	rsl	funct3	rd	opcode
7	5	5	3	5	7
0000000	01010	10011	000	10010	0110011
ADD	rs2=10	rs1=19	ADD	rd=18	Reg-Reg OP

All RV32 R-format instructions


funct7			funct3		opcode	
0000000	rs2	rs1	000	$^{\mathrm{rd}}$	0110011	ADD
0100000	rs2	rsl	000	$_{ m rd}$	0110011	SUB
0000000	rs2	rs1	001	$^{\mathrm{rd}}$	0110011	SLL
0000000	rs2	rs1	010	$^{\mathrm{rd}}$	0110011	SLT
0000000	rs2	rs1	011	$^{\mathrm{rd}}$	0110011	SLTU
0000000	rs2	rsl	100	$_{ m rd}$	0110011	XOR
0000000	rs2	rs1	101	$^{\mathrm{rd}}$	0110011	SRL
0100000	rs2	rs1	101	$^{\mathrm{rd}}$	0110011	SRA
0000000	rs2	rs1	110	$_{\mathrm{rd}}$	0110011	OR
0000000	rs2	rsl	111	$^{\mathrm{rd}}$	0110011	AND

Encoding in funct7 + funct3 selects particular operation

I-Format Instructions

- What about instructions with immediates?
 - Ideally, RISC-V would have only one instruction format (for simplicity): unfortunately, we need to compromise
 - 5-bit field only represents numbers up to the value 31: would like immediates to be much larger
- Define another instruction format that is mostly consistent with R-format
 - Note: if instruction has immediate, then uses at most 2 registers (one source, one destination)

I-Format Instruction Layout



- Only one field is different from R-format, rs2 and funct7 replaced by 12-bit signed immediate, imm[11:0]
- Remaining field format (rs1, funct3, rd, opcode) same as before
- imm[11:0] can hold values in range [-2048_{ten}, +2047_{ten}]
- Immediate is always sign-extended to 32-bits before use in an arithmetic operation
- We'll later see how to handle immediates > 12 bits

I-Format Example

RISC-V Assembly Instruction:

addi x15,x1,-50

31	20 19	15 14	12 11	7 6 0
imm[11:0]	rs1	funct3	rd	opcode
12	5	3	5	7
111111001110	00001	000	01111	0010011
imm=-50	rs1=1	ADD	rd=15	OP-Imm

All RV32 I-format Arithmetic/Logical Instructions

		funct3		opcode	
	rs1	000	rd	0010011	ADDI
	rs1	010	rd	0010011	SLTI
	rsl	011	$^{\mathrm{rd}}$	0010011	SLTIU
	rsl	100	rd	0010011	XORI
	rsl	110	$^{\mathrm{rd}}$	0010011	ORI
	rs1	111	$^{\mathrm{rd}}$	0010011	AND
shamt	rs1	001	rd	0010011	SLLI
shamt	rs1	101	$^{\mathrm{rd}}$	0010011	SRLI
shamt	rs1	101	$^{\mathrm{rd}}$	0010011	SRAI
	shamt	rs1 rs1	rs1 000 rs1 010 rs1 011 rs1 100 rs1 100 rs1 110 rs1 111 shamt rs1 001 shamt rs1 101	rs1 000 rd rs1 010 rd rs1 011 rd rs1 100 rd rs1 110 rd rs1 111 rd rs1 111 rd rs1 111 rd rs1 111 rd rs1 rs1 101 rd	rs1 000 rd 0010011 rs1 010 rd 0010011 rs1 011 rd 0010011 rs1 100 rd 0010011 rs1 110 rd 0010011 rs1 111 rd 0010011 shamt rs1 001 rd 0010011 shamt rs1 101 rd 0010011

One of the higher-order immediate bits is used to distinguish "shift right logical" (SRLI) from "shift right arithmetic" (SRAI) "Shift-by-immediate" instructions only use lower 5 bits of the immediate value for shift amount (can only shift by 0-31 bit positions)


Administrivia

- RISCV guerrilla section Thursday 7-9
- Tutoring sessions will start soon
- Homework 1 due Friday
- Midterm #1 in 1 week: Feb 13!
 - Two sided 8.5" x 11" cheat sheet + RISC-V Green Card that we give you
 - DSP students: please make sure we know about your special accommodations (contact Peijie - head TA - if you haven't yet)
 - If you have one, fill out the exam conflict form.
 - Midterm review session this Friday (tentatively scheduled for 6-9 pm)

Break!



Load Instructions are also I-Type



- The 12-bit signed immediate is added to the base address in register rs1 to form the memory address
 - This is very similar to the add-immediate operation but used to create address not to create final result
- The value loaded from memory is stored in register rd

I-Format Load Example

RISC-V Assembly Instruction:

 $1w \times 14, 8(x2)$

31		20 19	15 14		12 11	7 6	0
	imm[11:0]	rs	1	funct3	1	d	opcode
	12		5	3		5	7

00000001000	00010	010	01110	0000011
imm=+8	rs1=2	LW	rd=14	LOAD

All RV32 Load Instructions

	imm[11:0]	rs1	000	rd	0000011	LB
	imm[11:0]	rsl	001	rd	0000011	LH
	imm[11:0]	rs1	010	rd	0000011	LW
	imm[11:0]	rsl	100	rd	0000011	LBU
	imm[11:0]	rs1	101	rd	0000011	LHU
_		-				-

funct3 field encodes size and signedness of load data

- LBU is "load unsigned byte"
- LH is "load halfword", which loads 16 bits (2 bytes) and sign-extends to fill destination 32-bit register
- LHU is "load unsigned halfword", which zero-extends 16 bits to fill destination 32-bit register
- There is no LWU in RV32, because there is no sign/zero extension needed when copying 32 bits from a memory location into a 32-bit register

S-Format Used for Stores


31	25 24	20 19	15 14	12 11	7 6	0
imm[11:5]	rs2	rs1	fun	ct3 imm[4:0] opcod	le
7	5	5	3	5	7	
offset[11:5	[src	base	e wid	th offset	[4:0] STOR	E

- Store needs to read two registers, rs1 for base memory address, and rs2 for data to be stored, as well as need immediate offset!
- Can't have both rs2 and immediate in same place as other instructions!
- Note that stores don't write a value to the register file, no rd!
- RISC-V design decision is move low 5 bits of immediate to where rd field was in other instructions – keep rs1/rs2 fields in same place.

S-Format Example

RISC-V Assembly Instruction:

sw x14, 8(x2)



All RV32 Store Instructions

imm[11:5]	rs2	rs1	000	imm[4:0]	0100011
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011

SH SW

RISC-V Conditional Branches

- E.g., BEQ x1, x2, Label
- Branches read two registers but don't write a register (similar to stores)
- How to encode label, i.e., where to branch to?

Branching Instruction Usage

- Branches typically used for loops (if-else, while, for)
 - Loops are generally small (< 50 instructions)
 - Function calls and unconditional jumps handled with jump instructions (J-Format)
- Recall: Instructions stored in a localized area of memory (Code/Text)
 - Largest branch distance limited by size of code
 - Address of current instruction stored in the program counter (PC)

PC-Relative Addressing

- PC-Relative Addressing: Use the immediate field as a two'scomplement offset relative to PC
 - Branches generally change the PC by a small amount
 - Could specify ± 2¹¹ addresses offset from the PC
- To improve the reach of a single branch instruction, in principle, could multiply the offset by four bytes before adding to PC (instructions are 4 bytes and word aligned).
- This would allow one branch instruction to reach \pm 2¹¹ × 32-bit instructions either side of PC
 - Four times greater reach than using byte offset
 - However ...

2/5/18 30

RISC-V Feature, n×16-bit instructions

- Extensions to RISC-V base ISA support 16-bit compressed instructions and also variable-length instructions that are multiples of 2-Bytes in length
- To enable this, RISC-V always scales the branch offset by 2 bytes - even when there are no 16-bit instructions
- (This means for us, the low bit of the stored immediate value will always be 0)
- Reduces branch reach by half:
- RISC-V conditional branches can only reach \pm 2¹⁰ × 32-bit instructions either side of PC

Branch Calculation

If we don't take the branch:

```
PC = PC + 4 (i.e., next instruction)
```


• If we do take the branch:

```
PC = PC + immediate*2
```

Observations:

— immediate is number of instructions to jump (remember, specifies words) either forward (+) or backwards (-)

RISC-V B-Format for Branches



- B-format is mostly same as S-Format, with two register sources (rs1/rs2) and a 12-bit immediate
- But now immediate represents values -4096 to +4094 in 2-byte increments
- The 12 immediate bits encode even 13-bit signed byte offsets (lowest bit of offset is always zero, so no need to store it)

Branch Example, determine offset

RISC-V Code:

```
Loop: beq x19,x10,End
add x18,x18,x10
addi x19,x19,-1
j Loop

End: # target instruction

4

Count instructions from branch
```

- Branch offset = 4×32 -bit instructions = 16 bytes
- (Branch with offset of 0, branches to itself)

Branch Example, encode offset

RISC-V Code:

```
Loop: beq x19,x10,End

add x18,x18,x10

addi x19,x19,-1


j Loop

End: # target instruction
```

3333333	01010	10011	000	33333	1100011
imm	rs2=10	rs1=19	BEQ	imm	BRANCH

Branch Example, complete encoding

beq x19, x10, offset = 16 bytes



All RISC-V Branch Instructions

1 BE	1100011	imm[4:1 11]	000	rs1	rs2	imm[12 10:5]
1 BN	1100011	imm[4:1 11]	001	rs1	rs2	imm[12]10:5]
1 BI	1100011	imm[4:1 11]	100	rs1	rs2	imm[12 10:5]
1 BC	1100011	imm[4:1 11]	101	rs1	rs2	imm[12 10:5]
1 BI	1100011	imm[4:1 11]	110	rs1	rs2	imm[12 10:5]
1 BC	1100011	imm[4:1 11]	111	rs1	rs2	imm[12 10:5]
				-		

Questions on PC-addressing

- Does the value in branch immediate field change if we move the code?
 - If moving individual lines of code, then yes
 - If moving all of code, then no (because PC-relative offsets)
- What do we do if destination is > 2¹⁰ instructions away from branch?
 - Other instructions save us

2/5/18

Break!



2/5/18

U-Format for "Upper Immediate" instructions

31	12 11	7 6 0
imm[31:12]	rd	opcode
20	5	7
U-immediate[31:12]	dest	LUI
U-immediate[31:12]	dest	AUIPC

- Has 20-bit immediate in upper 20 bits of 32-bit instruction word
- One destination register, rd
- Used for two instructions
 - LUI Load Upper Immediate
 - AUIPC Add Upper Immediate to PC

LUI to create long immediates

- LUI writes the upper 20 bits of the destination with the immediate value, and clears the lower 12 bits.
- Together with an ADDI to set low 12 bits, can create any 32-bit value in a register using two instructions (LUI/ADDI).

```
LUI x10, 0x87654 # x10 = 0x87654000
ADDI x10, x10, 0x321 # x10 = 0x87654321
```

One Corner Case

How to set 0xDEADBEEF?

```
LUI \times 10, 0 \times DEADB # \times 10 = 0 \times DEADB000
ADDI \times 10, \times 10, 0 \times EEF # \times 10 = 0 \times DEADAEEF
```

ADDI 12-bit immediate is always sign-extended, if top bit is set, will subtract -1 from upper 20 bits

Solution

How to set 0xDEADBEEF?


```
LUI \times 10, 0 \times DEADC # \times 10 = 0 \times DEADC000
ADDI \times 10, \times 10, 0 \times EEF # \times 10 = 0 \times DEADBEEF
```

Pre-increment value placed in upper 20 bits, if sign bit will be set on immediate in lower 12 bits.

Assembler pseudo-op handles all of this:

li x10, 0xDEADBEEF # Creates two instructions

J-Format for Jump Instructions



- JAL saves PC+4 in register rd (the return address)
 - Assembler "j" jump is pseudo-instruction, uses JAL but sets rd=x0 to discard return address
- Set PC = PC + offset (PC-relative jump)
- Target somewhere within ±2¹⁹ locations, 2 bytes apart
 - ±2¹⁸ 32-bit instructions
- Immediate encoding optimized similarly to branch instruction to reduce hardware cost

Uses of JAL

```
# j pseudo-instruction
j Label = jal x0, Label # Discard return address
# Call function within 218 instructions of PC
jal ra, FuncName
```

JALR Instruction (I-Format)

31	20 19	15 14 12	11	7 6	0
imm[11:0]	rs1	funct3	rd	opcode	
12	5	3	5	7	
offset[11:0]	base	0	dest	JALR	

- JALR rd, rs, immediate
 - Writes PC+4 to rd (return address)
 - Sets PC = rs + immediate
 - Uses same immediates as arithmetic and loads
 - *no* multiplication by 2 bytes

Uses of JALR

```
# ret and jr psuedo-instructions
ret = jr ra = jalr x0, ra, 0
# Call function at any 32-bit absolute address
lui x1, <hi20bits>
jalr ra, x1, <lo12bits>
# Jump PC-relative with 32-bit offset
auipc x1, <hi20bits> # Adds upper immediate value to
                      # and places result in x1
jalr x0, x1, <lo12bits>
```

Summary of RISC-V Instruction Formats

31	30 25	5 24 2	21 2	20	19	15	14	12	11 8	8	7	6	0	
fi	unct7		rs2		rs1		funct3	3		rd		opc	ode	R-type
	imm[1	1:0]			rs1		funct3	}	33	rd		opc	ode] I-type
im	m[11:5]		rs2		rsl		funct3	}	irnı	n[4:	0]	opc	ode	S-type
imm[12]	imm[10:5]		rs2		rs1		funct3	}	imm[4:1]] ir	mm[11]	ope	ode	B-type
		imm	[31:12]					7		rd		opc	ode	U-type
imm[20]	imm[1	0:1]	imn	n[11]	imm	n[19	:12]		88	rd		opc	ode	J-type

Complete RV32I ISA

im	m 31.12			rd	0110111	LUI
imm 31:12				rd	0010111	AUIPO
imma 25	10:1 [11] 19:1	rd	1101111	JAL		
imm [Li :0]		131	000	id	1100111	JALR
12 10.5	252	191	000	imm[4:1]11]	1100011	BEQ
12 10 5	252	rai	001	imm[4:1]11]	1100011	BNE
12 10.5	rs2	tal	100	imm 4:1 11	1100011	BLT
12 10.5	252	ral	101	imm 4:1 11	1100001	BCE
12 10.5	282	isl	110	imm 4:1 11	1100011	BLTU
12 10 5	252	ral	111	imm 4:1 11	1100011	BCEU
imm [11:0]		tal	.000	rd	0000011	LB
mun [11:0]		rel	001	nl	000001	LH
immo [Lis0]		rel	010	lb.	0000011	TW
min [11:0]		rel	100	rd .	0000011	LBU
ione [11:0]		cel	101	al :	.000001	LHU
н 11:Б	rs2	rel	(0)	imm 4:0	010001	88
n 11:15	rs2	rel	001	imm 4:0	0100011	SH
u 11:6	rs2	rel	.010	inen[4:0]	0100011	SW
irrin [11:0]		cel	000	ed:	0010011	ADDI
irran [11:0]		rel	.010	nl	0010011	SLTI
imum 11:0		rel	011	rd el	0010011	SLTIU
mm 11:0		rel	100	nl	90100E1	XORI
imm [11:0]		cel	110	ed:	0010011	ORI
mun 11:0		rel	111	nl	0010011	ANDI

11000000	0	shamt	rsl	001	rd	0010011
000000	O D	shamt	n.l	101	10	0010011
#10000	0	shamt	n.l	101	rei	0010011
11000000	0	152	rsl	000	pd	0110011
810000	0	1:0	tel	.000	rd	0110011
000000	0	1:62	nd.	001	rd	0110011
800000	0	152	rel	010	rc.	0110011
800000	(C	152	rel	011	rei	0110011
800000	0	153	rel	100	tc.	0110011
000000	U	152	rel	101	to.	0110011
010000	0	192	761	101	(C	0110011
000000	C	152	rel	1.10	EG.	0110011
900000	0	192	rsl	111	rd.	0110011
00000	pred	Succ	000000	000	00000	0001111
0000	0000	0000	00000	001	00000	0001111
.000	000000000		00000	000	00000	1110011
0.00	0000000001		000000	000	00000	11100111
	C54F	N I - I	. 25:1	C 24 1	rti	1110011
	(54)	JOVI	in C	2001	rei	1110011
	CNT		THI.	.011	rci	1110011
	CBF		zinani	101	rd	11100111
	CST		wincon	110	rd	1110011
	CSE		zimm.	1.11	rd	1110011

SLLI SRLI SRAI ADD SUB SLL SLT SLIU XOR SHL SRA ÜR AND PENCE FENCE.I ECALL: EBREAK CSRRW CSRRS CSRRC CSRBWI CSRRSI CSRRCI