


# CS162 Operating Systems and Systems Programming Lecture 13

# Address Translation, Caching

March 7<sup>th</sup>, 2018 Profs. Anthony D. Joseph & Jonathan Ragan-Kelley http://cs162.eecs.Berkeley.edu










# Page Table Discussion

- What needs to be switched on a context switch?
  - Page table pointer and limit
- Analysis
  - Pros
    - » Simple memory allocation
    - » Easy to share
  - Con: What if address space is sparse?
    - » E.g., on UNIX, code starts at 0, stack starts at  $(2^{31}-1)$
    - » With 1K pages, need 2 million page table entries!
  - Con: What if table really big?
    - » Not all pages used all the time ⇒ would be nice to have working set of page table in memory
- How about multi-level paging or combining paging and segmentation?











- Lowest level page table ⇒ memory still allocated with bitmap
- Higher levels often segmented
- Could have any number of levels. Example (top segment):



- What must be saved/restored on context switch?
  - Contents of top-level segment registers (for this example)
  - Pointer to top-level table (page table)

CS162 @UCB Fall 2018 3/7/19

Lec 13.9




# Multi-level Translation Analysis

- Pros:
  - Only need to allocate as many page table entries as we need for application
    - » In other words, sparse address spaces are easy
  - Easy memory allocation
  - Easy Sharing
    - » Share at segment or page level (need additional reference counting)
- Cons:
  - One pointer per page (typically 4K 16K pages today)
  - Page tables need to be contiguous
    - » However, previous example keeps tables to exactly one page in size
  - Two (or more, if >2 levels) lookups per reference
    - » Seems very expensive!

# What is in a Page Table Entry

- What is in a Page Table Entry (or PTE)?
  - Pointer to next-level page table or to actual page
  - Permission bits: valid, read-only, read-write, write-only
- Example: Intel x86 architecture PTE:
  - Address same format previous slide (10, 10, 12-bit offset)
  - Intermediate page tables called "Directories"



- P: Present (same as "valid" bit in other architectures)
- W: Writeable
- U: User accessible
- PWT: Page write transparent: external cache write-through
- PCD: Page cache disabled (page cannot be cached)
  - A: Accessed: page has been accessed recently
  - D: Dirty (PTE only): page has been modified recently
  - L:  $L=1 \Rightarrow 4MB$  page (directory only). Bottom 22 bits of virtual address serve as offset

3/7/19 CS162 ©UCB Fall 2018 Lec 13.12

# How is the Translation Accomplished?



- What, exactly happens inside MMU?
- One possibility: Hardware Tree Traversal
  - For each virtual address traverses the page table in hardware
  - Generates a "Page Fault" if it encounters invalid PTE
    - » Fault handler will decide what to do
    - » More on this next lecture
  - Pros: Relatively fast (but still many memory accesses!)
  - Cons: Inflexible, Complex hardware
- Another possibility: Software
  - Each traversal done in software
  - Pros: Very flexible

3/7/19

- Cons: Every translation must invoke Fault!
- In fact, need way to cache translations for either case!

CS162 ©UCB Fall 2018

Lec 13.13

# • Can a process modify its own translation tables?

- - NO!
  - If it could, could get access to all of physical memory
  - Has to be restricted somehow
- To Assist with Protection, hardware provides at least two modes (Dual-Mode Operation):

Recall: Dual-Mode Operation (1/2)

- "Kernel" mode (or "supervisor" or "protected")
- "User" mode (Normal program mode)
- Mode set with bits in special control register only accessible in kernel-mode

3/7/19 Lec 13.14 CS162 ©UCB Fall 2018

# Recall: Dual-Mode Operation (2/2)

- Intel processor actually has four "rings" of protection:
  - PL (Privilege Level) from 0-3
    - » PLO has full access. PL3 has least
  - Privilege Level set in code segment descriptor (CS)
  - Mirrored "IOPL" bits in condition register gives permission to programs to use the I/O instructions
  - Typical OS kernels on Intel processors only use PL0 ("kernel") and PL3 ("user")


# How to get from Kernel→User

- What does the kernel do to create a new user process?
  - Allocate and initialize address-space control block
  - Read program off disk and store in memory
  - Allocate and initialize translation table.
    - » Point at code in memory so program can execute
    - » Possibly point at statically initialized data
  - Run Program:
    - » Set machine registers
    - » Set hardware pointer to translation table
    - » Set processor status word for user mode
    - » lump to start of program
- How does kernel switch between processes?
  - Same saving/restoring of registers as before
  - Save/restore PSL (hardware pointer to translation table)

CS162 ©UCB Fall 2018 Lec 13.15 3/7/19 CS162 @UCB Fall 2018 Lec 13.16

# Recall: User→Kernel (System Call)

- Can't let inmate (user) get out of padded cell on own
  - Would defeat purpose of protection!
  - So, how does the user program get back into kernel?



- System call: Voluntary procedure call into kernel
  - Hardware for controlled User→Kernel transition
  - Can any kernel routine be called?» No! Only specific ones.
  - System call ID encoded into system call instruction
    - » Index forces well-defined interface with kernel CS162 ©UCB Fall 2018

Lec 13.17

#### 3/7/19

# Recall: System Call Continued (2/2)

- What happens at beginning of system call?
  - » On entry to kernel, sets system to kernel mode
  - » Handler address fetched from table/Handler started
- System call argument passing:
  - In registers (not very much can be passed)
  - Write into user memory, kernel copies into kernel mem
    - » User addresses must be translated!
    - » Kernel has different view of memory than user
  - Every argument must be explicitly checked!

# Recall: System Call Continued (1/2)

- What are some system calls?
  - I/O: open, close, read, write, Iseek
  - Files: delete, mkdir, rmdir, truncate, chown, chgrp, ..
  - Process: fork, exit, wait (like join)
  - Network: socket create, set options
- Are system calls constant across operating systems?
  - Not entirely, but there are lots of commonalities
  - Also some standardization attempts (POSIX)

3/7/19 CS162 ©UCB Fall 2018 Lec 13.18

# Recall: User→Kernel (Exceptions: Traps & Interrupts)

- A system call instruction causes a synchronous exception (or "trap")
  - In fact, often called a software "trap" instruction
- Other sources of Synchronous Exceptions ("Trap"):
  - Divide by zero, Illegal instruction, Bus error (bad address, e.g. unaligned access)
  - Segmentation Fault (address out of range)
  - Page Fault (for illusion of infinite-sized memory)
- Interrupts are Asynchronous Exceptions
  - Examples: timer, disk ready, network, etc....
  - Interrupts can be disabled, traps cannot!

3/7/19 CS162 ©UCB Fall 2018 Lec 13.19 3/7/19 CS162 ©UCB Fall 2018 Lec 13.20

# Recall: User→Kernel (Exceptions: Traps & Interrupts)

- On system call, exception, or interrupt:
  - Hardware enters kernel mode with interrupts disabled
  - Saves PC, then jumps to appropriate handler in kernel
  - For some processors (x86), processor also saves registers, changes stack, etc.
- Actual handler typically saves registers, other CPU state, and switches to kernel stack

3/7/19 CS162 ©UCB Fall 2018 Lec 13.21

Closing thought: Protection without Hardware (1/2)

- Does protection require hardware support for translation and dual-mode behavior?
  - No: Normally use hardware, but anything you can do in hardware can also do in software (possibly expensive)
- Protection via Strong Typing
  - Restrict programming language so that you can't express program that would trash another program
  - Loader needs to make sure that program produced by valid compiler or all bets are off
  - Example languages: LISP, Ada, Modula-3 and Java

3/7/19 CSI62 ©UCB Fall 2018 Lec 13.22

# Closing thought: Protection without Hardware (2/2)

- Protection via software fault isolation:
  - Language independent approach: have compiler generate object code that provably can't step out of bounds
    - » Compiler puts in checks for every "dangerous" operation (loads, stores, etc). Again, need special loader.
    - » Alternative, compiler generates "proof" that code cannot do certain things (Proof Carrying Code)
  - Or: use virtual machine to guarantee safe behavior (loads and stores recompiled on fly to check bounds)

#### **Administrivia**

- jrk out next week (no office hours)
- Anthony (hopefully!) returning
- Likely guest lecturer(s)

3/7/19 CS162 ©UCB Fall 2018 Lec 13.23 3/7/19 CS162 ©UCB Fall 2018 Lec 13.24

# BREAK 3/7/19 CS162 ©UCB Fall 2018 Lec 13.25


## Why Bother with Caching? Processor-DRAM Memory Gap (latency) **u**Proc 1000 'Moore's Law' 60%/yr. (really loy's Law) (2X/1.5yr)Performance **Processor-Memory** 100 Performance Gap: (grows 50% / year) 10 Less' Law?' DRAM 9%/yr. (2X/10 yrs) Time 3/7/19 CS162 ©UCB Fall 2018 Lec 13.27

# Caching Concept



- Cache: a repository for copies that can be accessed more quickly than the original
  - Make frequent case fast and infrequent case less dominant
- Caching underlies many techniques used today to make computers fast
  - Can cache: memory locations, address translations, pages, file blocks, file names, network routes, etc...
- Only good if:
  - Frequent case frequent enough and
  - Infrequent case not too expensive
- Important measure: Average Access time = (Hit Rate × Hit Time) + (Miss Rate × Miss Time)

3/7/19 CS162 ©UCB Fall 2018 Lec 13.26



- Cannot afford to translate on every access
  - $-\,\mbox{At}$  least three DRAM accesses per actual DRAM access
  - Or: perhaps I/O if page table partially on disk!
- Even worse: What if we are using caching to make memory access faster than DRAM access?
- Solution? Cache translations!
- Translation Cache: TLB ("Translation Lookaside Buffer")
  3/7/19 CS162 ©UCB Fall 2018

Lec 13.28

## Why Does Caching Help? Locality! **Probability** of reference 2n - 1 Address Space • Temporal Locality (Locality in Time): - Keep recently accessed data items closer to processor • Spatial Locality (Locality in Space): - Move contiguous blocks to the upper levels Lower Level Upper Level Memory To Processor Memory Blk X From Processor BlkY 3/7/19 Lec 13.29 CS162 ©UCB Fall 2018

# A Summary on Sources of Cache Misses

- Compulsory (cold start or process migration, first reference): first access to a block
  - "Cold" fact of life: not a whole lot you can do about it
  - Note: If you are going to run "billions" of instruction, Compulsory Misses are insignificant
- Capacity:
  - Cache cannot contain all blocks access by the program
  - Solution: increase cache size
- Conflict (collision):
  - Multiple memory locations mapped to the same cache location
  - Solution 1: increase cache size
  - Solution 2: increase associativity
- Coherence (Invalidation): other process (e.g., I/O) updates memory

#### Memory Hierarchy of a Modern Computer System • Take advantage of the principle of locality to: - Present as much memory as in the cheapest technology - Provide access at speed offered by the fastest technology Processor Control **Tertiary** Secondar Storage Storage Second Main (Tape) Level (Disk) Memory Datapath Cache (DRAM) (SRAM) 10,000,000s 10,000,000,000s Speed (ns): Is 10s-100s 100s (10s ms) (10s sec)

# How is a Block found in a Cache?

Ms-Gs


CS162 ©UCB Fall 2018

Gs-Ts

Ts-Ps

Lec 13.30

Ks-Ms




- Index Used to Lookup Candidates in Cache
  - Index identifies the set


Size (bytes): 100s


3/7/19


- Tag used to identify actual copy
  - If no candidates match, then declare cache miss
- Block is minimum quantum of caching
  - Data select field used to select data within block
  - Many caching applications don't have data select field

3/7/19 CS162 ©UCB Fall 2018 Lec 13.32









# Review: Which block should be replaced on a miss?

- Easy for Direct Mapped: Only one possibility
- Set Associative or Fully Associative:
  - Random
  - LRU (Least Recently Used)
- Miss rates for a workload:

	2-way LRU Random		4-way LRU Random		8-way LRU Random	
Size						
16 KB	5.2%	5.7%	4.7%	5.3%	4.4%	5.0%
64 KB	1.9%	2.0%	1.5%	1.7%	1.4%	1.5%
256 KB	1.15%	1.17%	1.13%	1.13%	1.12%	1.12%


3/7/19 CS162 ©UCB Fall 2018 Lec 13.37

# Review: What happens on a write?

- Write through: The information is written to both the block in the cache and to the block in the lower-level memory
- Write back: The information is written only to the block in the cache
  - Modified cache block is written to main memory only when it is replaced
  - Question is block clean or dirty?
- Pros and Cons of each?
  - -WT:
    - » PRO: read misses cannot result in writes
    - » CON: Processor held up on writes unless writes buffered
  - WB:
    - » PRO: repeated writes not sent to DRAM processor not held up on writes
    - » CON: More complex Read miss may require writeback of dirty data

3/7/19 CS162 ©UCB Fall 2018 Lec 13.38

# Caching Applied to Address Translation



- Question is one of page locality: does it exist?
  - Instruction accesses spend a lot of time on the same page (since accesses sequential)

CS162 ©UCB Fall 2018

Lec 13.39

- Stack accesses have definite locality of reference
- Data accesses have less page locality, but still some...
- Can we have a TLB hierarchy?

3/7/19

- Sure: multiple levels at different sizes/speeds

# What Actually Happens on a TLB Miss? (1/2)

- Hardware traversed page tables:
  - On TLB miss, hardware in MMU looks at current page table to fill TLB (may walk multiple levels)
    - » If PTE valid, hardware fills TLB and processor never knows
    - » If PTE marked as invalid, causes Page Fault, after which kernel decides what to do afterwards
- Software traversed Page tables (like MIPS)
  - On TLB miss, processor receives TLB fault
  - Kernel traverses page table to find PTE
    - » If PTE valid, fills TLB and returns from fault
    - » If PTE marked as invalid, internally calls Page Fault handler

# What Actually Happens on a TLB Miss? (2/2)

- Most chip sets provide hardware traversal
  - Modern operating systems tend to have more TLB faults since they use translation for many things
  - Examples:
    - » shared segments
    - » user-level portions of an operating system

3/7/19 CS162 ©UCB Fall 2018 Lec 13.41

# Summary

- The Principle of Locality:
  - Program likely to access a relatively small portion of the address space at any instant of time.
    - » Temporal Locality: Locality in Time
    - » Spatial Locality: Locality in Space
- Three (+1) Major Categories of Cache Misses:
  - Compulsory Misses: sad facts of life. Example: cold start misses.
  - Conflict Misses: increase cache size and/or associativity
  - Capacity Misses: increase cache size
  - Coherence Misses: Caused by external processors or I/O devices
- Cache Organizations:
  - Direct Mapped: single block per set
  - Set associative: more than one block per set
  - Fully associative: all entries equivalent

3/7/19 CS162 ©UCB Fall 2018 Lec 13.43

# What happens on a Context Switch?

- Need to do something, since TLBs map virtual addresses to physical addresses
  - Address Space just changed, so TLB entries no longer valid!
- Options?
  - Invalidate TLB: simple but might be expensive
    - » What if switching frequently between processes?
  - Include ProcessID in TLB
    - » This is an architectural solution: needs hardware
- What if translation tables change?
  - For example, to move page from memory to disk or vice versa...
  - Must invalidate TLB entry!
    - » Otherwise, might think that page is still in memory!