
CS 61C: Great Ideas in Computer Architecture

Lecture 11: RISC-V Processor Datapath

John Wawrzynek & Nick Weaver http://inst.eecs.berkeley.edu/~cs61c/sp18

Great Idea #1: Abstraction (Levels of Representation/Interpretation)



Recap: Complete RV32I ISA

OHIOLII L	rd			iram 31.12	i
0010111 A	rd		000	imm 31:12	
HOHH J	rd		0:12	20 10:1 11 19	immo 2
HODEL J	id	000	tal		imm[Lis0]
1100011 B	imm[4:1]11]	000	ral	252	imm[12]10.5
1100011 B	imm 4:1 11	001	rai	252	imm 12 10.5
1100011 B	imm 4:1 11	100	tal	rs2	imm 12 10.5
1100011 B	imm 4:1 11	101	ral	252	imm 12 10.5
1100011 B	imm 4:1 11	110	(a)	rs2	imm [12]10.5
1100011 B	imm 4:1 11	111	ral	252	imm 12 10.5
0000011 L	rd	.000	tal		imm LLO
000001 L	nl	001	rel		man [1] (0]
0000011 I	. fb	010	rel		imm List
000001 I	rd ln	103	rel		min 11:0
000001 I	nl :	101	rel		ionin [11:0]
01000 1 8	imm 4:0	(0)	rel	rs2	imm [11:5]
0100011 8	imm 4:0	001	rel	rs2	imm [11:5]
0100001 8	inen[4:0]	010	rel	rs2	imm[11:5]
00100E1 A	ed :	000	rel		ionn [11:0]
0010001 8	nl	010	rel		brun [11:0]
0010011 8	rd .	011	rel		imm [11:0]
0010011 X	nl	100	rel		min [11:0]
0010011 0	ed :	110	rel		june [11:0]
00100E1 A	nl	111	rel		mun 11:0

11000000	0	shamt	rel	001	rd	0010011
000000	iii ii	shamt	n.I	101	rd	0010011
#10000	10	shamt	n.l	101	rei	0010011
11000000	0	152	rs1	000	rd	0110011
810000	00	1:62	m.l	.000	rri	0110011
000000	MO I	1:12	nd .	001	rei	0110811
800000	10	143	æl	010	rci.	0110011
800000	N)	152	æl	011	rei.	0110011
000000	10	153	rel	100	tc.	0110011
000000	10	152	rel	101	to.	0110011
010000	0	192	761	101	rd.	0110011
000000	10	152	rel	1.10	rd.	0110013
900000	0	192	rsl	111	ra.	0110011
00000	pred	succ	00000	000	00000	0001111
0000	0000	0000	00000	-001	00000	0001111
.000	0000000000	1	00000	000	00000	1110011
0.00	0000000000	7	000000	000	00000	THOULI
	(54)	N 1 .	75:1	014	rd	1110011
	(54)	1001	in C	500	rei	THOUL
	CNT		TH.I	.011	rci	1110011
	CRL		zinem	101	rci	THOUL
	CST		wincon	110	rd	1110011
	CEST		sinon	111	rd	1110011

SLLI SRLI SRAI ADD SUB SLL SLT SLIU XOR SHL SRA ÜR AND PENCE FENCE.I ECALL: EBREAK CSRRW CSRRS CSRRC CSRRWI CSRRSI CSRRCI

"State" Required by RV32I ISA


Each instruction reads and updates this state during execution:

- Registers (x0..x31)
 - Register file (or regfile) Reg holds 32 registers x 32 bits/register: Reg[0].. Reg[31]
 - First register read specified by rs1 field in instruction
 - Second register read specified by rs2 field in instruction
 - Write register (destination) specified by rd field in instruction
 - x0 is always 0 (writes to Reg[0] are ignored)
- Program Counter (PC)
 - Holds address of current instruction
- Memory (**MEM**)
 - Holds both instructions & data, in one 32-bit byte-addressed memory space
 - We'll use separate memories for instructions (IMEM) and data (DMEM)
 - Later we'll replace these with instruction and data caches
 - Instructions are read (fetched) from instruction memory (assume IMEM read-only)
 - Load/store instructions access data memory

2/22/18


One-Instruction-Per-Cycle RISC-V Machine

On every tick of the clock, the computer executes one instruction



- 1. Current state outputs drive the inputs to the combinational logic, whose outputs settles at the values of the state before the next clock edge
- 2. At the rising clock edge, all the state elements are updated with the combinational logic outputs, and execution moves to the next clock cycle

Basic Phases of Instruction Execution



Implementing the add instruction

00000000 rs2 rs1 0	100 rd 100011 ADD


```
add rd, rs1, rs2
```

Instruction makes two changes to machine's state:


```
Reg[rd] = Reg[rs1] + Reg[rs2]

PC = PC + 4
```

Datapath for add



Timing Diagram for add




Implementing the sub instruction

0000000	rs2	rs1	000	$^{\mathrm{rd}}$	0110011	ADD
0100000	rs2	rsl	000	$^{\mathrm{rd}}$	0110011	SUB

sub rd, rs1, rs2

- Almost the same as add, except now have to subtract operands instead of adding them
- inst[30] selects between add and subtract

Datapath for add/sub



Implementing other R-Format instructions

0000000	rs2	rs1	000	rd	0110011	AI
0100000	rs2	rsl	000	$_{ m rd}$	0110011	SU
0000000	rs2	rsl	001	rd	0110011	SL
0000000	rs2	rs1	010	$^{\mathrm{rd}}$	0110011	SL
0000000	rs2	rs1	011	$_{ m rd}$	0110011	SI
0000000	rs2	rsl	100	$_{ m rd}$	0110011	X
0000000	rs2	rsl	101	$^{\mathrm{rd}}$	0110011	SI
0100000	rs2	rs1	101	$^{\mathrm{rd}}$	0110011	SI
0000000	rs2	rs1	110	$_{ m rd}$	0110011	_ O:
0000000	rs2	rsl	111	rd	0110011	A

 All implemented by decoding funct3 and funct7 fields and selecting appropriate ALU function


Implementing the addi instruction

RISC-V Assembly Instruction:
 addi x15,x1,-50


31	20 19	15 14	12 11	7 6 0
imm[11:0]	rsl	funct3	rd	opcode
12	5	3	5	7
111111001110	00001	000	01111	0010011
imm=-50	rs1=1	ADD	rd=15	OP-Imm

10/3/17


Datapath for add/sub



Adding addi to datapath



I-Format immediates




inst[31:20] Imm. imm[31:0] Gen ImmSel=I

imm[31:0]

- High 12 bits of instruction (inst[31:20]) copied to low 12 bits of immediate (imm[11:0])
- Immediate is sign-extended by copying value of inst[31] to fill the upper 20 bits of the immediate value (imm[31:12])

Adding addi to datapath



Break!



2/22/18

Implementing Load Word instruction


RISC-V Assembly Instruction:
 lw x14, 8(x2)

31	20 19	15 14	12 11	7 6	0
imm[11:0]	rs	1 fund	ct3 rd	opcode	Š.
12			5	7	


00000001000	00010	010	01110	0000011
imm=+8	rs1=2	LW	rd=14	LOAD

2/22/18


Adding addi to datapath



Adding **1w** to datapath



Adding 1w to datapath



All RV32 Load Instructions


imm[11:0]	rsl	000	$^{\mathrm{rd}}$	0000011	LB
imm[11:0]	rsl	001	$^{\mathrm{rd}}$	0000011	LH
imm[11:0]	rs1	010	$^{\mathrm{rd}}$	0000011	LW
imm[11:0]	rsl	100	$^{\mathrm{rd}}$	0000011	LBU
imm[11:0]	rs1	101	$^{\mathrm{rd}}$	0000011	LHU

funct3 field encodes size and signedness of load data


 Supporting the narrower loads requires additional circuits to extract the correct byte/halfword from the value loaded from memory, and sign- or zero-extend the result to 32 bits before writing back to register file.

Implementing Store Word instruction


RISC-V Assembly Instruction:
 sw x14, 8(x2)




Adding 1w to datapath




Adding **sw** to datapath




Adding **sw** to datapath



I-Format immediates






imm[31:0]

- High 12 bits of instruction (inst[31:20]) copied to low 12 bits of immediate (imm[11:0])
- Immediate is sign-extended by copying value of inst[31] to fill the upper 20 bits of the immediate value (imm[31:12])

I & S Immediate Generator

inst[31:0]




- Just need a 5-bit mux to select between two positions where low five bits of immediate can reside in instruction
- Other bits in immediate are wired to fixed positions in instruction

imm[31:0]


29

Implementing Branches




- B-format is mostly same as S-Format, with two register sources (rs1/rs2) and a 12-bit immediate
- But now immediate represents values -4096 to +4094 in 2-byte increments
- The 12 immediate bits encode even 13-bit signed byte offsets (lowest bit of offset is always zero, so no need to store it)


Adding **sw** to datapath




Adding branches to datapath



Adding branches to datapath



Branch Comparator




- BrEq = 1, if A=B
- BrLT = 1, if A < B
- BrUn =1 selects unsigned comparison for BrLT, 0=signed

• BGE branch: A >= B, if !(A<B)

Administrivia (1/2)

Midterm 1 has been regraded



Administrivia (2/2)

- Project 2.2 due Friday at 11:59pm
- Project 3.1 to be released next Wednesday (2/28)
 - RISC-V implementation in "logisim"
 - Due Tuesday
- Homework 2 is released and due next Friday at 11:59pm
- No Guerrilla Session this week—will start up again next Thursday 3/1

Break!




2/22/18

Implementing **JALR** Instruction (I-Format)


31	20 19	15 14 12	11	7 6	0
imm[11:0]	rsl	funct3	rd	opcode	
12	5	3	5	7	
offset[11:0]	base	0	dest	JALR	

- JALR rd, rs, immediate
 - Writes PC+4 to Reg[rd] (return address)
 - Sets PC = Reg[rs1] + immediate
 - Uses same immediates as arithmetic and loads
 - no multiplication by 2 bytes


Adding branches to datapath




Adding jalr to datapath



Adding jalr to datapath




Implementing jal Instruction




- JAL saves PC+4 in Reg[rd] (the return address)
- Set PC = PC + offset (PC-relative jump)
- Target somewhere within ±2¹⁹ locations, 2 bytes apart
 - ±2¹⁸ 32-bit instructions
- Immediate encoding optimized similarly to branch instruction to reduce hardware cost


Adding jal to datapath



Adding jal to datapath



Single-Cycle RISC-V RV32I Datapath



And in Conclusion, ...

- Universal datapath
 - Capable of executing all RISC-V instructions in one cycle each
 - Not all units (hardware) used by all instructions
- 5 Phases of execution
 - IF, ID, EX, MEM, WB
 - Not all instructions are active in all phases
- Controller specifies how to execute instructions
 - what new instructions can be added with just most control?