${\sf CryptoCore\ Manual}$

Thomas Pototschnig 2019-12-04

This manual is written for engineers and programmers who are involved in the development of products that use the $\mathsf{CryptoCore}.$

Contents

1	Ove	rview	iv
2	ICC	FPGA Module	v
	2.1	Overview	. V
	2.2	Technical Data	. V
	2.3	Pinout	. V
3	RIS	C-V Soft CPU	vii
	3.1	Memory Map	. vii
	3.2	Privilege Modes	. viii
4	ICC	FPGA Development Board	ix
	4.1	Overview	. ix
	4.2	Technical Data	. ix
	4.3	Jumpers	. ix
	4.4	Pinout	. x
5	API		хi
	5.1	setFlags	. xi
	5.2	testHardwareAcceleration	. xi
	5.3	generateRandomSeed	. xii
	5.4	generateAddress	. xii
	5.5	attachToTangle	. xiii
	5.6	doPow	. xiv
	5.7	signTransaction	. xiv
	5.8	jsonDataTX	. XV
	5.9	initSecureElement	. XV
	5.10	readFlashPage	. xvi
	5.11	$write Flash Page \dots \dots$. xvi
6	Rası	pberry Pi Quickstart	xviii
7	Flas	hing Bitstreams to SPI Flash	xxi
•	7.1	Connecting Vivado to a Virtual Cable Server on a Raspberry Pi	
		7.1.1 Install Vivado for FPGA development	
		7.1.2 Compile and Start the Virtual Cable Server	
	7.2	Connecting Vivado to a Xilink USB JTAG Adapter	
8	Uplo	pading Bitstreams to RAM, using a Raspberry Pi	xxv
	8.1	Installing Vivado for FPGA Development	. xxv
	8.2	Creating an SVF File	. xxv
	8.3	Uploading SVF Files to the ICCFPGA Module	. xxvii
9	Deb	bugging the RISC-V firmware	xxviii
	9.1	Debugging the RISC-V firmware with a USB JTAG	. xxviii
	9.2	Debugging the RISC-V Firmware with a Raspberry Pi	. xxxii
	9.3	Uploading RISC-V Firmware to the ICCFPGA module, using OpenOCD on a Raspberry Pi	. xxxiii

10 Securing the FPGA	xxxv
10.1 Locking the JTAG	xxxv
10.2 Changing the API Key	xxxv
10.3 Changing the Secret Key	xxxvi
10.4 Enabling Bitstream Encryption	xxxvii
10.4.1 Programming the FPGA keys to BBRAM (volatile)	xxxvii
10.4.2 Programming the FPGA keys to eFUSE (permanent)	xxxviii
11 Compiling the RISC-V Firmware	xxxix
12 Embedding RISC-V firmware in the bitstream	xl
13 Appendix	xlii
14 SoC System Overview	xlii
15 ICCFPGA Module Component Placement and Schematic	xliii
16 Development Board Component Placement and Schematics	xlv

1 Overview

The CryptoCore is IOTA hardware designed for applications that need fast, dedicated proof of work and a secure memory. The device consists of an IOTA CryptoCore FPGA (ICCFPGA) module and a development board that doubles as a Raspberry Pi HAT, making it perfect for stand-alone applications and/or quick prototyping.

When developing on the CryptoCore, you can use the development board without any of the security features to debug the firmware, upload new firmware to ROM, and add new bitstreams to RAM or SPI flash.

When you've finished developing, you can take advantage of the following built-in security features:

Secure Element The secure element is a tiny chip that's efficient at cryptographic functions, and robust against physical attacks.

This chip can store up to 8 seeds, therefore all communication with it can be encrypted, using rotating keys to prevent replay attacks.

CPU Protection Embedded on the CPU is a memory protection unit, which restricts access to memory, depending on the privilige level in which the code is running.

Bitstream Encryption The bitstream can be encrypted to prevent manipulation or extraction of program code and to prevent unauthorized code from being flashed onto the ICCFPGA module.


2 ICCFPGA Module


2.1 Overview

The ICCFPGA module is a generic FPGA that, when loaded with the default ICCFPGA bitstream, provides security measures and hardware acceleration for the algorithms used in IOTA.

This section describes the ICCFPGA module as though it has been flashed with the ICCFPGA bitstream. However, you could program and compile custom code for this module.

As well as these features, the ICCFPGA module has a low power consumption, offers digital inputs and outputs, and exposes peripherals such as SPI or I2C.





2.2 Technical Data

- XC7S50 Spartan 7 Series FPGA
- 16 MB Flash (used for configuration, and accessible from the soft CPU)
- ATECC608A secure element
- RISC-V compatible soft CPU with 128 kB ROM, 128 kB RAM, 4 kB Supervisor RAM, running at 100 MHz
- Hardware accelerators for proof of work (Curl-P81), Keccak384, Troika (all single cycle per hashing round), and ternary/binary conversions.
- JTAG for ICCFPGA
- JTAG for RISC-V (full debugging support including semihosting)
- 19 GPIOs (alternate functions: 2 SPI-Master, I2C, and UART)
- 16 spare GPIOs (not used by the ICCFPGA)
- FPGA control signals* on the card connector
- *: Control signals: /INIT, /PROGRAM (from V1.2), CLK_HOLD (for stopping the internal phase-locked loop)

2.3 Pinout

The ICCFPGA module uses a mini-PCle connector (and its pin numbering) with custom signals on the connector.

Module Pin-Number	Name	Function	Alt.Func	BGA-Pad
1	RV_TCK	RISC-V JTAG TCK		H2
3	RV_TDO	RISC-V JTAG TDO		J1
5	RV_TDI	RISC-V JTAG TDI		J2
8	IO0	GPIO0	MOSI0	L1
10	IO1	GPIO1	MISO0	L2
11	RV_RESET	RISC-V reset		M1
12	IO2	GPIO2	SCK0	P2
13	RV_TMS	RISC-V TMS		M2
14	IO3	GPIO3	SS0	M4
16	IO4	GPIO4	SS1	P3
17	107	GPIO7	UART TXD	N4
19	IO8	GPIO8	UART RXD	P4
20	FPGA_TCK	FPGA JTAG TCK		
22	FPGA_TMS	FPGA JTAG TMS		
23	FPGA_TDO	FPGA JTAG TDO		
25	FPGA_TDI	FPGA JTAG TDI		
28	IO9	GPIO9		P10
30	IO10	GPIO10		N10
31	IO11	GPIO11		M10
32	IO12	GPIO12		P11
33	IO13	GPIO13		N11
36	IO14	GPIO14		M11
38	IO5	GPIO5	SCL0	P12
42	IO6	GPIO6	SDA0	M12
44	IO15	GPIO15		P13
45	IO16	GPIO16		M13
46	IO17	GPIO17		N14
47	IO18	GPIO18		M14
49	CLK_HOLD	FPGA hold clock		L12
51	/INIT	FPGA init		
48	/PROGRAM*	FPGA program (>=V1.2)		
6, 7	NC	Not Connected		
2, 24, 29, 39, 41, 52	+3.3V			
4, 9, 15, 18, 21, 26,	GND			
27, 29, 34, 35, 37,				
40, 43, 50				

^{*:} Pin 48 can be used for triggering the ICCFPGA reconfiguration. This pin is useful for rebooting the ICCFPGA module after updating the bitstream in the SPI flash. Otherwise, a power-cycle is currently needed. This functionality also is available in software running on the RISC-V soft-cpu for triggering reboots after bitstream-updates.

3 RISC-V Soft CPU

The firmware in the CryptoCore uses a soft CPU with a 32-bit implementation of the RISC-V instruction set called "VexRiscv". This implementation won the RISC-V foundation's soft CPU competition in 2018, and comes with the following benefits:

- Written in the Scala programming language, which means you can extend it through plugins.
- Licensed under MIT, which allows you to use it in commercial environments.

3.1 Memory Map

Address	Size	Comment
0×00000000	128kB	ROM
0×80000000	128kB	RAM
0×84000000	4kB	Secured RAM
0×F4000000	64kB	Secure element
0×F1000000	64kB	PiDiver (hashing)
0×F1010000	64kB	Converter (trits/trytes ⇔ bits/bytes)
0×F1030000	64kB	GPIO pins and alternate functions (AF) switch
0×F1040000	64kB	SPI master
0×F1060000	64kB	QSPI master for SPI flash
0×F1070000	64kB	UART
0×F1080000	4kB	RAM for the converter
0×F1090000	64kB	System timer
0×F10A0000	64kB	I2C master

ROM, RAM, Secured RAM The ICCFPGA module supports 128 kB ROM, 128 kB RAM, as well as an additional 4 kB of RAM, which only is accessible in privileged modes. It is used as key-store for the AES encryption key (for decrypting communicatios received from the Secure Element) and API key. Also it is used in Machine-mode as protected memory for stack.

Secure Element The secure element is attached to the I2C interface, which is accessible only in Supervisor mode. This interface also is used for booting alternative bitstreams from flash memory.

PiDiver The PiDiver component accelerates hashing such as Curl-P81, Keccak384 (SHA3) and Troika. It also does Proof-of-Work. All hashing-algorithms need a single clock-cycle per hashing-round.

Converter The converter converts binary data to/from ternary.

GPIO Pins and the Alternate Functions (AF) Switch There are 19 GPIO pins, which can be used as digital inputs or outputs. Pins 0 to 8 can changed to use as SPI, I2C, and UART. The base component is an AXI GPIO, for which documentation can be found here: $https://www.xilinx.com/support/documentation/ip_documentation/axi_gpio/v2_0/pg144-axi-gpio.pdf$.

The GPIO periphery is used for reading/writing the GPIO pins and for changing their function.

The first GPIO channel is used for the actual GPIO pins, where each one can be configured to be an input or an output.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
LCK	х	Х	×	х	Х	Х	Х	Х	Х	Х	LEDL	LEDU	IO18	IO17	IO16
									•	•					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IO15	IO14	IO13	IO12	IO11	IO10	109	108	107	106	105	104	IO3	102	IO1	IO0

GPIO pins 19 and 20 are wired to two LEDs on the ICCFPGA module. Pin IO19 is connected to "LED User", and pin IO20 is connected to "LED Lock". Pin 31 always reads the LOCK bit in the JTAG peripheral, which is routed to the GPIO pins. Alternate function for GPIO pins:

- IO0 (MOSI), IO1 (MISO), IO2 (SCK), IO3 (SS0), IO4 (SS1): SPI master with two slave-select lines
- IO5 (SCL), IO6 (SDA): I2C master

• IO7 (RXD), IO8 (TXD): UART

Alternate functions can be selected by writing a '1' to the corresponding bit location of the second GPIO channel of the AXI GPIO.

SPI Master The SPI master supports two slaves, and is connected to the AF switch (pins 0 to 4). AXI documentation: https://www.xilinx.com/support/documentation/ip_documentation/axi_quad_spi/v3_2/pg153-axi-quad-spi.pdf

QSPI Master The QSPI master is connected to the 16 MB flash storage on the ICCFPGA module, and is used for automatically configuring it at boot. and is accessible from the soft CPU, which allows you to update the bit-stream. AXI-Documentation: https://www.xilinx.com/support/documentation/ip_documentation/axi_quad_spi/v3_2/pg153-axi-quad-spi.pdf

UART The UART is used for input and output of data to/from the ICCFPGA module. If no UART is needed, the UART pins can be used as GPIO pins by disabling the function in the AF switch (GPIO pins 7 to 8). AXI documentation: https://www.xilinx.com/support/documentation/ip_documentation/axi_uartlite/v2_0/pg142-axi-uartlite.pdf

Converter RAM The converter RAM is used by the converter when converting data to/from binary and ternary.

System Timer The system timer generates timer interrupts with a frequency of 1 kHz for time measurements or delays in software.

I2C Master The I2C master can be used to attach I2C peripherals to the ICCFPGA module. It also is connected to the AF switch (pins 5 and 6).

3.2 Privilege Modes

RISC-V supports the following privilege modes.

Machine Mode is the highest privilege mode, which gives code access to all functionality. By default, the CPU starts in Machine mode and can be switched to lower privilege modes on boot. This mode allows writing to ROM for debugging purposes.

Supervisor Mode is the second-highest privilege mode. The memory protection unit allows access to Supervisor RAM and the secure element in Supervisor and Machine mode. Writing to ROM and executing from RAM is not allowed.

User Mode is the lowest privilege mode. Code in User mode must call code running in Machine mode to exchange data through an API.


4 **ICCFPGA** Development Board

The development board includes a Pmod interface and also functions as a Rasperberry Pi HAT, making it easy to connect to a variety of peripheral devices.

4.1 Overview

You can use the development board as a HAT for Raspberry Pi 3 and Raspberry Pi 4 or you can run the board as a standalone device.

Both 5V inputs (USB and Raspberry Pi) are combined to a single 5V supply through two MOSFET-based "ideal diodes". This prevents shorting both power-inputs and avoids voltage drops and power loss on the diodes. Both power supplies can be applied without restrictions at the same time.



4.2 **Technical Data**

- Raspberry Pi 3/4 compatible connector
- USB with CP2103 USB-to-UART bridge
- Three Pmod-compatible pin sockets (one with SPI, and 4 GPIO pins, one with SPI, I2C, and 2 GPIO pins, one with UART, and 4 GPIO pins)
- JTAG via Raspberry GPIO or extra connectors (JTAG for FPGA and RISC-V seperate)
- UART via Raspberry GPIO, USB, RISC-V JTAG connector or pin-socket
- Power via Raspberry GPIO or USB

4.3 **Jumpers**

The development board includes four jumper blocks for configuring the circuit board.



JTAG select jumper (J9). Selects JTAG from Raspberry GPIO or J2/J6 pin-header



UART jumper (J7, J8). Selects TXD and RXD from RISC-V JTAG, USB, Raspberry Pi GPIO or pin-header J5*



I2C Pull-Up jumper (J10). Enables or disables 3.3k pullup resistor on I2C connected to J4.

^{*:} TX is the driving output of the ICCFPGA module. Whereas all four RX jumpers can be set, only one TX jumper may be set to avoid many drivers using a single line.

4.4 Pinout

Pin	Name	Function	Alternate Function
1	IO3	GPIO3	SS0
2	IO0	GPIO0	MOSI0
3	IO1	GPIO1	MISO0
4	102	GPIO2	SCK0
7	109	GPIO9	
8	IO10	GPIO10	
9	IO11	GPIO11	
10	IO12	GPIO12	
6, 12	+3.3V		
5, 11	GND		

PMOD Connector J3

Pin	Name	Function	Alternate Function
1	IO4	GPIO4	SS1
2	IO0	GPIO0	MOSI0
3	IO1	GPIO1	MISO0
4	102	GPIO2	SCK0
7	IO13	GPIO13	
8	IO14	GPIO14	
9	IO5	GPIO5	SCL0
10	IO6	GPIO6	SDA0
6, 12	+3.3V		
5, 11	GND		

PMOD Connector J4

Pin	Name	Function	Alternate Function
2	TXD	UART TXD	*
3	RXD	UART RXD	*
7	IO15	GPIO15	
8	IO16	GPIO16	
9	IO17	GPIO17	
10	IO18	GPIO18	
1, 4	NC		
6, 12	+3.3V		
5, 11	GND		

Pmod Connector J5

^{*:} TXD and RXD are connected to the ICCFPGA module only if jumper J7 and J8 are closed. TXD and RXD can be used as GPIO pins (TXD = IO8, RXD = IO7) only if UART is not used.

5 API

The CryptoCore exposes an RS232 API, which you can call over a UART connection. For example, you could send API calls through a device that's connected to the CryptoCore over USB.

5.1 setFlags

Sets the given flags.

The following flags are available:

- keepSeedInRAM: Reads the seed from the secure element and caches it in RAM. (Caching the seed saves 1-2 seconds for each request of the seed.)
- debugRS232Output: Enables debugging output on the SWD line or RS232.

Before you can set the keepSeedInRAM flag, you must initalize the secure element by calling the 'initSecureElement' command.

Parameters

Parameter	Туре	Description
flags	object	The name/value pairs of the flags that you want to set

Example Request

Example Responses

```
1
2
       "code": 200,
3
       "command": "setFlags",
4
       "duration": 250
5
   {
1
2
       "code": 400,
3
       "command": "setFlags",
       "error": "Error message"
4
5
```

5.2 testHardwareAcceleration

Tests the hardware acceleration on the ICCFPGA module.

The following functions are tested and compared with the results of unaccelerated functions:

- Type conversions (bytes/trytes and bytes/trits)
- Hashing (proof of work, Curl, Keccak384, and Troika)

Example Request

```
1 {
2     "command":"testHardwareAcceleration"
3 }
```

```
1 {
2     "code": 200,
3     "command":"testHardwareAcceleration"
```

```
4
        "bytesToTritsSingle": "pass",
5
        "tritsToBytesSingle": "pass",
6
        "pow":"pass",
        "keccak384":"pass",
7
        "bytesToTritsRandomRepeated": "pass",
8
9
        "tritsToBytesRandomRepeated": "pass",
10
        "trytesToBigintRandomRepeated":"pass",
11
        "bigintToTrytesRandomRepeated": "pass",
12
        "troika": "pass",
        "curl": "pass",
13
        "duration":1867
14
15
1
   {
2
        "code": 400,
```

```
"command":"testHardwareAcceleration"
3
       "error": "Error message"
4
```

5.3 generateRandomSeed

Generates a random seed and stores it in one of eight available memory addresses in the secure element.

Before you can call this command, you must initalize the secure element by calling the 'initSecureElement' command.

Parameters

Parameter	Туре	Description
key	integer	An integer between 0 and 7, which specifies the memory address in which to save the seed

Example Request

```
1
2
       "command": "generateRandomSeed",
3
       "key": 0
4
```

Example Responses

```
{
1
2
       "code": 200,
3
       "command": "generateRandomSeed",
       "duration":1800
4
5
1
   {
2
       "code": 400,
3
       "command": "generateRandomSeed",
4
       "error": "Error message"
5
```

5.4 generateAddress

Generates addresses for the seed in the secure element's given key.

Before you can call this command, you must initalize the secure element by calling the 'initSecureElement' command.

Parameters

Parameter	Туре	Description
key	integer	The memory address of the seed from which you want to derive the address
firstIndex	integer	The address index from which to start generating addresses
number	integer	The number of addresses to generate, starting from the first index
security	integer	The security level of the address that you want to generate

Example Request

```
1
  {
2
       "command": "generateAddress",
3
       "key": 0,
4
       "firstIndex": 0,
5
       "number": 10,
6
       "security": 2
7
```

```
Example Responses
1
2
       "code": 200,
       "command": "generateAddress",
3
       "trytes": ["....","....",...],
4
5
       "duration": 1800
6
1
2
       "code": 400,
3
       "command": "generateAddress",
4
       "error": "Error message"
```

5.5 attachToTangle

Chains the transactions into a bundle, using the trunkTransaction and branchTransaction parameters, and does proof of work on all of them, using the given minimum weight magnitude.

This command can do proof of work for a bundle that contains up to eight transactions. If you want to do proof of work for larger bundles in a single command, you can add the branch transaction hash, trunk transaction hash, and timestamp to the transaction trytes yourself before passing them to the 'doPow' command.

Parameters

Parameter	Туре	Description
trunkTransaction	string	Trunk transaction hash to use to attach the bundle to the Tangle
branchTransaction	string	Branch transaction hash to use to attach the bundle to the Tangle
minWeightMagnitude	integer	The minimum weight magnitude to use during proof of work
timestamp	integer	A Unix epoch timestamp to add to the transaction's 'timestamp' fields
trytes	array of strings	Transaction trytes of up to eight transactions in a bundle

Example Request

```
1
2
       "command": "attachToTangle",
       "trunkTransaction": "...",
3
       "branchTransaction": "...",
4
5
       "minWeightMagnitude": 14,
       "timestamp": 1552571227826,
6
7
       "trytes": ["....", "....", ....]
8
```

```
1
2
       "code": 200,
3
       "command": "attachToTangle",
4
       "trytes": ["....","....",...],
5
       "duration": 1800
6
```

```
1
   {
2
       "code": 400,
3
       "command": "attachToTangle",
4
       "error": "Error message"
5
  }
```

5.6 doPow

Does proof of work on an array of transaction trytes.

This command can do proof of work for up to 10 transactions at once.

Parameters

Parameter	Туре	Description
minWeightMagnitude	integer	The minimum weight magnitude to use during proof of work
trytes	array of strings	Transaction trytes of the transactions

Example Request

```
1
  {
2
       "command": "doPow",
3
       "minWeightMagnitude": 14,
4
       "trytes": ["....", "....", ....]
5
```

Example Responses

```
1
2
       "code": 200,
3
       "command": "doPow",
4
       "trytes": ["....","....",...],
       "duration": 1800
5
6
1
   {
2
       "code": 400,
3
       "command": "doPow",
4
       "error": "Error message"
```

5.7 signTransaction

Signs a single input transaction, using the seed in the secure element's given key.

Before you can call this command, you need to do the following calculation and add the result to the 'auth' parameter: keccak384(key+addressIndex+bundleHash+apiKey)

Before you can call this command, you must initalize the secure element by calling the 'initSecureElement' command.

Parameters

Parameter	Type	Description
key	string	The memory address of the seed that owns the address
addressIndex	string	The index of the input transaction's address
bundleHash	integer	The bundle hash in the transaction's 'bundle' field
securityLevel	integer	The security level of the input transaction's address
auth	string	The Keccak384 hash of the key, addressIndex, bundleHash, and the API key

Example Request

```
1
       "command": "signTransaction",
2
3
       "key": 0,
4
       "addressIndex": 0,
       "bundleHash": "...",
5
6
       "securityLevel": 2,
       "auth": "..."
7
8
```

```
1
2
       "code": 200,
3
       "command": "signTransaction",
       "trytes": ["....","....",...],
4
5
       "duration": 1800
6
```

```
1 {
    "code": 400,
3    "command":"signTransaction",
4    "error": "Error message"
5 }
```

5.8 jsonDataTX

Creates a zero-value transaction that contains the given JSON data in the 'signatureMessageFragment' field.

This command returns the transaction trytes (including proof of work) of the zero-value transaction.

These trytes are ready for sending to a node.

Example Request

```
1
2
        "command": "jsonDataTX",
        "trunkTransaction": "...",
3
        "branchTransaction": "...",
4
5
        "minWeightMagnitude": 14,
        "tag":"...",
6
7
        "address":"...",
8
        "timestamp":1566907523000,
        "data":{"test":"myFirstCryptoCoreTransaction"}
9
10
```

Examples Responses

```
1 {
2     "code": 400,
3     "command": "jsonDataTX",
4     "error": "Error message"
5 }
```

5.9 initSecureElement

Initializes the secure element so that the API can access the seed on it.

This command is a security measure that prevents attackers from removing the secure element, replacing it with another and reading the AES key from the RISC-V firmware. Before RISC-V shares the AES key with the secure element, you must call this command to prove that you know the key.

This command needs to be called only once.

Example Request

```
1 {
2     "command": "initSecureElement",
3     "key": "3780e63d4968ade5d822c013fcc323845d1b569fe705b60006feec145a0db1e3"
4 }
```

```
1 {
        "code": 200,
3        "command": "initSecureElement",
4        "duration": 1800
5 }
```

```
1 {
2     "code": 400,
3     "command": "initSecureElement",
4     "error": "Error message"
5 }
```

5.10 readFlashPage

The readFlashPage command is used for reading pages (4kB) from QSPI flash memory. It is the same QSPI flash the FPGA uses when starting the configuration process. There is no (software) restriction other than valid page-numbers (0-4095) because the QSPI flash is not a secured memory. The output data is in base64 format.

```
1 {
2     "command": "readFlashPage",
3     "page": 0
4 }
```

Example Responses

```
1
  {
2
       "code": 200,
       "command": "readFlashPage",
3
       "duration": 12
4
       "data:"..b64.."
5
  }
6
1
2
       "code": 400,
3
       "command": "readFlashPage",
4
       "error": "Error message"
```

5.11 writeFlashPage

The writeFlashPage command is used for writing pages (4kB) into the QSPI flash memory. It is the same QSPI flash the FPGA uses when starting the configuration process. This way, the soft-cpu can update the entire system by writing new bitstreams into the flash. This API-call is restricted. The 'auth'-parameter is calculated this way:

Parameters

5

Parameter	Type	Description
page	integer	page number in QSPI flash. Valid values are [04095]
data	string	4kB data in Base64 format
auth	string	Checksum and authentication
		auth = hexString(keccak384(page+data+apiKey))

```
1 {
2         "command": "writeFlashPage",
3         "page": 0
4         "data": "...b64..",
5          "auth": "....",
6 }
```

```
1 {
2     "code": 200,
3     "command": "writeFlashPage",
4     "duration": 100
5 }
```

```
1 {
2     "code": 400,
3     "command": "writeFlashPage",
```

```
4    "error": "Error message"
5  }
```

6 Raspberry Pi Quickstart

This quickstart guide explains how to install the software needed to get the Raspberry Pi up and running with the Development HAT and ICCFPGA module.

- 1. Make sure the jumpers J9, J7 and J8 on the Dev-Board are set to 'PI' according to 4.3.
- 2. Prepare an SD-card with Raspbian
- 3. Before booting, create the file 'ssh' in the '/boot/' partition to enable ssh-access.
- 4. Boot Raspberry Pi and log in via SSH with username 'pi' and password 'raspberry'
- 5. Change passwort with

```
1 passwd
```

- Start 'raspi-config' and enable the seriel interface (please do not enable shell-access via serial).Reboot afterwards.
- 7. Install 'git'

```
sudo apt update && sudo apt install git
```

8. Clone the 'iccfpga-utils' repository

```
cd ~
git clone --recursive https://gitlab.com/iccfpga-rv/iccfpga-utils
```

9. Enter the 'iccfpga' directory and start the installer script

```
cd iccfpga-utils
//install_raspberry.sh
```

The script will clone, compile and install all submodules

10. The Raspberry Pi will be rebooted in the previous step. After reboot install the core-file permanently or temporarily.

```
cd iccfpga-utils

# downloads the core- and firmware-files from the latest

# commit in the repository

./download_bin.sh

sudo ./flash_core.sh  # non-volatile programming to QSPI-flash
--- OR ---

sudo ./upload_core.sh  # volatile uploading to the FPGA
```

The flashing is a bit special, because it needs a power-cycle to load the core-file from QSPI flash. In the second variant, the core gets startet instantly after the upload.

11. Start serial terminal

```
cd ~/iccfpga-utils
2 ./start_serial.sh
```

12. Copy & Paste following into the serial terminal:

```
1 {"command":"version"}
```

The response should look like:

```
1 {"version": "0.07rv", "command": "version", "duration": 0, "code": 200}
```

There are three LEDs on the FPGA module. The first is a power-LED which always is lit when the board is powered. The second LED (between FPGA and mini PCle connector) indicates if a core file was successfully loaded into the FPGA. The third LED at the top of the module is a user-LED which is enabled in software by the firmware running on the soft-cpu in the FPGA (indicating that the firmware was started successfully).

There is a collection of bash scripts in the 'raspberry_scripts'-directory which will use the other installed programs and make tasks easier:

download_bin.sh: Downloads the latest core- and firmware files from the repository. The core-file in the repository always contains the newest firmware for the RISC-V cpu. The files will be downloaded to a sub-directory 'bin/'.

upload_core.sh : Uploads the core (volatile) to the FPGA.

flash_core.sh : Flashs the core-file into the QSPI flash (non-volatile).

flash_erase.sh : Erases the QSPI flash (completly!)

start_xvc_server.sh : Starts the Virtual Cable Server. The VCS is a software replacement for a real USB-Xilinx JTAG programmer. Vivado's hw_server can connect to the Virtual Cable Server and use it as JTAG interface to the FPGA. There are no restrictions, that means, everything a USB JTAG programmer supports also is supported using the Virtual Cable Server. This also includes security relevant settings like bitstream-encryption, eFUSE registers ,...

upload_riscv.sh: Uploads a RISC-V firmware to the soft-cpu. The core-file already comes with the latest firmware but it could be necessary to upload another firmware to the RISC-V.

start_debugger.sh: Starts the OpenOCD debugger for the RISC-V soft-cpu (the FPGA has to be configured beforehand). The guide in **??** explains, how to setup a development environment for the firmware and how to use the debugger from within Eclipse.

start_serial.sh: Starts the 'picocom' serial terminal. If jumpered correctly on the dev-board **??**, the serial terminal can be used to transmit and receive data to and from the FPGA-module through the '/dev/ttyS0' serial device*.

*: '/dev/ttyS0' has to be enabled via 'raspi-config'

7 Flashing Bitstreams to SPI Flash

This guide explains how to flash bitstreams to the non-volatile memory in SPI flash. This way, the bitstream remains in memory even if the CryptoCore is rebooted.

You can use one of the following options to flash bitstreams to SPI flash:

- Connect Vivado to a Xilinx virtual cable server on a Raspberry Pi
- Connect Vivado to a Xilinx USB JTAG adapter

7.1 Connecting Vivado to a Virtual Cable Server on a Raspberry Pi

This guide explains how to run a virtual cable server on the Raspberry Pi, to which you can connect Vivado's hardware manager for flashing bitstreams to the ICCFPGA module.

7.1.1 Install Vivado for FPGA development

This guide explains how to install Vivado on a PC so you can connect it to a virtual cable server.

- 1. Download Xilinx's Vivado from: https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/2018-2.html. We recommended using the web installer from: https://www.xilinx.com/member/forms/download/xef-vivado.html?filename=Xilinx_Vivado_SDK_Web_2018.2_0614_1954_Lin64.bin
- 2. After starting the installer, select the WebPack product, and make sure to select the 7 Series option



7.1.2 Compile and Start the Virtual Cable Server

This guide explains how to start your virtual cable server and connect it to Vivado, ready for flashing.

- 1. On the development board, set jumper J9 to "PI"
- 2. On the Raspberry Pi, compile the virtual cable server software

```
git clone https://github.com/shufps/xvcpi
cd xvcpi
make all
sudo make install
```

3. Start the server. If you're using a Raspberry Pi 3, remove the -4 flag.

```
1 sudo ./xvcpi -4
```

4. On your PC, start the Vivado hardware server. Replace the <raspberry-pi-IP> placeholder with the IP address of your Raspberry Pi.

```
pc:~/xilinx/Vivado/2018.2/bin$ sudo ./hw_server \
    -e 'set auto-open-servers xilinx-xvc:<raspberry-pi-IP>:2542'
```

Now, you can use Vivado to flash bitstreams to SPI flash.

7.2 Connecting Vivado to a Xilink USB JTAG Adapter

This guide explains how to flash bitstreams to SPI flash by using a Xilink USB JTAG adapter to the ICCFPGA module.



1. Start the Vivado hardware server

Listing 1: Compiling the Toolchain

```
pc:~/xilinx/Vivado/2018.2/bin$ sudo ./hw_server

***** Xilinx hw_server v2018.2

**** Build date : Jun 14 2018-20:18:37
```


```
** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application

INFO: To connect to this hw_server instance use url: TCP:192.168.0.100:3121
```

2. Connect the hardware server to the ICCFPGA module by using the hardware manager






3. Click Program Device... and select your bitstream file



Note: This only loads the bitstream into the ICCFPGA but it is not stored permanently in the SPI flash. If the bitstream has to be stored permanently on the module, the SPI-flash has to be added (it is already shown in the dialogue before) and has to be programmed.



Note: This flashing only works if the flag 'CFG_AES_ONLY' is not enabled in 3! The reason is how the SPI flash is connected to the ICCFPGA. The indirect programming mode is used in which the FPGA is configured with a bitstream that gives Vivado access to the SPI flash. Unfortunately there is no encrypted version of this bitstream. If the flag is enabled, the SPI flash only can be written through the RISC-V soft CPU, which has access to the flash.

8 Uploading Bitstreams to RAM, using a Raspberry Pi

To upload bitstreams to RAM, you can use Vivado to create an SVF file of the bitstream and upload it to the ICCFPGA module.

Because the bitstream is uploaded only to RAM, you need to upload it again each time the CryptoCore reboots.

Therefore, this option is most useful if the development board is always mounted on a Raspberry Pi. This way, you could write a script that upload the SVF file on boot.

8.1 Installing Vivado for FPGA Development

This guide explains how to install Vivado to be able to create SVF files of bitstreams.

- 1. Download Xilinx's Vivado from: https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/2018-2.html. We recommended using the web installer from: https://www.xilinx.com/member/forms/download/xef-vivado.html?filename=Xilinx_Vivado_SDK_Web_2018.2_0614_1954_Lin64.bin
- 2. After starting the installer, select the WebPack product, and make sure to select the 7 Series option




8.2 Creating an SVF File

This guide explains how to create an SVF file of a bitstream that you want to upload to the ICCFPGA module's RAM from a Raspberry Pi.

To complete this guide, you need to install the Vivado hardware manager. See 8.1.


1. Start the Vivado hardware server, and click Create SVF Target...



2. If you want, enter a name for your file, or just click **OK**



3. On the next screen, click + and add Xilinx part 'xc7s50ftgb196-1'



4. Right-click the device, click **Add Program Device Operation...**, and select the bitstream file that you want to upload to the FPGA



5. Click Export SVF... to create the SVF file

8.3 Uploading SVF Files to the ICCFPGA Module

This guide explains how to upload a bitstream to the ICCFPGA module from an SVF file.

To complete this guide, you need to an SVF file. See 8.2.

If you're using a Raspberry Pi 3, remove the -4s flag.

```
1 $ sudo svftool-gpio -4s svftarget_0.svf
```

When the file has finished uploading, LED D1 on the ICCFPGA module should flash to confirm that a bitstream was successfully loaded and the system is running.

Now the bitstream is running on the ICCFPGA module, you can connect to UART and start using the API. See 5

9 Debugging the RISC-V firmware

This guide explains how to debug the RISC-V firmware on the ICCFPGA module.

You can use one of the following options to debug the firmware:

- Use a USB JTAG
- Use a Raspberry Pi as a debugging server

For both options, you need to install Eclipse for RISC-V, which is a popular development environment that we use in this manual to debug the RISC-V firmware.

You can download Eclipse for free here: https://github.com/gnu-mcu-eclipse/org.eclipse.epp.packages/releases/


9.1 Debugging the RISC-V firmware with a USB JTAG

You can use any compatible variants of USB JTAG that use the FT2232 chipset. **Note:** Variants that have +5V on pin 1 and +3.3V on pin 3 cannot be used on version 1.0 of the development board version 1.0.


Here is an example of a USB JTAG with a compatible pinout:




- 1. Set jumper J9 to "CON" for "RISC-V" to enable debugging. In this mode, Eclipse will start the OpenOCD server.
- 2. Create an OpenOCD debugging profile such as the following:



3. In the **Debugger** tab, complete the fields and set the OpenOCD executable path to the location where you installed OpenOCD



4. Complete the "Startup" Page



5. Click **Apply** > **Debug** to start debugging

9.2 Debugging the RISC-V Firmware with a Raspberry Pi

 $The \ RISC-V \ 'VexRiscv' \ uses \ a \ non-standard \ debugging \ interface \ that \ needs \ a \ particular \ version \ of \ OpenOCD.$

To extend this version of OpenOCD with configuration files for the development board, we forked the VexRiscv repository.

1. Compile our forked version of OpenOCD for RISC-V

Listing 2: Compiling OpenOCD


```
sudo apt-get install libtool automake libusb-1.0.0-dev texinfo libusb-dev \
libyaml-dev pkg-config
git clone https://github.com/shufps/openocd_riscv
cd openocd_riscv
./bootstrap
./configure --enable-bcm2835gpio --enable-ftdi --enable-dummy --enable-sysfsgpio
make
sudo make install
```

- 2. On the development board, set jumper J9 to "PI" for "RISC-V"
- 3. Start an OpenOCD server on the Raspberry Pi. **Note:** If you are using Raspberry Pi 3, please use 'interface/raspberry3-native-iccfpga-vexrisc.cfg'.

Listing 3: Starting OpenOCD on Raspberry Pi

```
sudo openocd -c "bindto 0.0.0.0" \
-f interface/raspberry4-native-iccfpga-vexriscv.cfg \
-f target/iccfpga-vexriscv.cfg
```

4. Connect to the OpenOCD server from Eclipse. **Note:** Make sure the firewall does not block port 3333, and enter the IP address of your Raspberry Pi in the Remote-Target section.



5. Click **Apply** > **Debug** to start debugging

9.3 Uploading RISC-V Firmware to the ICCFPGA module, using OpenOCD on a Raspberry Pi

To upload RISC-V firmware to the ICCFPGA module without using Eclipse, you can use the OpenOCD server on the Raspberry Pi.

1. Upload the code through OpenOCD. **Note:** If you're using a Raspberry Pi 3, replace 'interface/raspberry4-native-iccfpga-vexriscv.cfg' with 'interface/raspberry3-native-iccfpga-vexriscv.cfg'.

Listing 4: Upload Code to RISC-V with OpenOCD

```
sudo openocd -f interface/raspberry4-native-iccfpga-vexriscv.cfg \
-f target/iccfpga-vexriscv.cfg -c "init" -c "reset halt" \
```

```
-c "load_image iccfpga-rv.elf 0x00000000" -c "reset run" \
-c "resume" -c "exit"
```

2. Take the ICCFPGA module out of reset state

Listing 5: Unreset RISC-V

```
#!/bin/bash
# export jtag_rv_reset, switch pin to output and deassert reset

cd /sys/class/gpio
echo 19 > export
echo "out" > gpio19/direction
echo "1" > gpio19/value
```

10 Securing the FPGA

For debugging purposes, you can upload firmware to the ROM in the RISC-V soft CPU through the RISC-V JTAG. For production applications, this JTAG interface is insecure because it allows others to access the firmware.


Therefore, when you finish developing your application, you can complete the following steps to secure the system.

- 1. Lock the JTAG
- 2. Change the API key
- 3. Change the secret key
- 4. Enable bitstream encryption

10.1 Locking the JTAG

Locking the JTAG stops others from accessing the ROM in your RISC-V soft CPU.

1. In the Vivado Block Design, set the variable 'Lock' of the component 'jtag_0' to '1'



2. Synthesize the system to remove the JTAG interface from the hardware.

Firmware can no longer can be uploaded through the RISC-V JTAG. Instead, it must be embedded in the bitstream. **Tip:** The Lock flag can be read by the CPU by reading GPIO pins 31.

10.2 Changing the API Key

The API key is used to authenticate calls to API commands that read the seed from the secure element. Because UART communication is not encrypted, the API key ensures that data hasn't been modified on the way to the ICCFPGA module. Currently, the API key is stored in the 'iccfpga-rv/secure/secure.cpp' file:

Listing 6: API Key

If you change this key, you must recompile the RISC-V firmware.

10.3 Changing the Secret Key

The secret key is used to encrypt and decrypt data sent between the RISC-V firmware and the secure element. Currently, the secret key is stored in the 'iccfpga-rv/secure/secure.cpp' file:

Listing 7: AES Key

If you change the secret key, you must use the API to initialize the secure element to set the new secret key. See 5.9.

10.4 Enabling Bitstream Encryption

To stop others from being able to read your bitstream, you can encrypt it before uploading or flashing it to the ICCFPGA module.

1. Clone the 'iccfpga' repository. The key for bitstream encryption is in the 'iccfpga-core/iccfpga/iccfpga.xdc' file.

Listing 8: Cloning the Repositories

```
git clone --recursive https://gitlab.com/iccfpga-rv/iccfpga

cd iccfpga/iccfpga-eclipse/submodule/ArduinoJson

git checkout 5.x
```

2. In the constraints file, comment out either the 'BRAM' or 'eFUSE' line, depending on how you want to store the AES keys (BRAM is volatile memory, and eFUSE is non-volatile memory). The AES key is a 64 digit hexadecimal string.

Listing 9: Constraints File

```
#encryption settings
set_property BITSTREAM.ENCRYPTION.ENCRYPT YES [current_design]
set_property BITSTREAM.ENCRYPTION.ENCRYPTKEYSELECT BBRAM [current_design]
#set_property BITSTREAM.ENCRYPTION.ENCRYPTKEYSELECT eFUSE [current_design]
set_property BITSTREAM.ENCRYPTION.KEYO 256'h7821461...2382B4D [current_design]
```

3. In Vivado, generate the encrypted bitstream

If encryption is enabled in the constraints file, you should now have an NKY file

Listing 10: NKY Example File


```
iccfpga/iccfpga.runs/impl_1$ cat design_iccfpga_wrapper.nky
Device xc7s50;
Key 0 78214125442A472D4B614E645267556B58703273357638792F423F4528482B4D;
Key StartCBC 8b4bd4762870cf71061cce9ef1401f07;
Key HMAC 25fd439344cfccf18562bc9f67301b1559186382f82af6a6d207db8aa5ba4b62;
```

Now, you can program your encryption key into memory, using one of the following options:

- Volatile BBRAM memory (useful for testing encryption)
- Non-volatile eFUSE memory (useful for production environments)

10.4.1 Programming the FPGA keys to BBRAM (volatile)

1. In Vivado, click Program BBR Key



After programming the BBRAM file, you can upload the encrypted bitstream to the ICCFPGA.


Please note that the BBRAM is volatile and there is no backup battery on the ICCFPGA module.

To store the encrypted bitstream in the flash memory on the module, the key has to be programmed to eFUSE.


10.4.2 Programming the FPGA keys to eFUSE (permanent)

Note: This option is permanent and if you lose the key, you won't be able to recover the ICCFPGA.

1. In Vivado, click Program eFUSE registers



- 2. Select the NKY file and click Next
- 3. Complete the fields, using the following recommended values. **IMPORTANT:** Don't select the first option unless you know what you are doing. After setting CFG_AES_ONLY, it will no longer be possible to program the SPI flash memory via the Vivado hardware manager. This is a known problem without solution: https://www.xilinx.com/support/answers/44116.html.



Now, only the RISC-V firmware has access to the SPI flash memory and is able to write updated bitstreams to the flash.

11 Compiling the RISC-V Firmware

You may want to compile the RISC-V firmware for the following reasons:

- You've made your own changes to the firmware, such as changing the AES and API keys
- You don't trust the precompiled version that's included in the default ICCFPGA bitstream

To recompile the RISC-V firmware, you need to the RISC-V toolchain. Although there are binary distributions of the RISC-V toolchain, often these distributions are compiled with '-Os' compiler flag, which reduces performance, especially when copying memory. Therefore, we recommended compiling the toolchain by doing the following:

1. Install the RISC-V toolchain

Listing 11: Compiling the Toolchain

```
# install needed package on debian/ubuntu
1
   sudo apt-get install autoconf automake autotools-dev curl libmpc-dev \
2
       libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo \
3
       gperf libtool patchutils bc zlib1g-dev
   git clone --recursive https://github.com/riscv/riscv-gnu-toolchain \
6
7
       riscv-gnu-toolchain
   cd riscv-gnu-toolchain
8
9
  ARCH=rv32im
10
11
  rmdir -rf $ARCH
12
   mkdir $ARCH; cd $ARCH
13
                --prefix=/opt/$ARCH --with-arch=$ARCH --with-abi=ilp32
   ../configure
   sudo make CFLAGS_FOR_TARGET_EXTRA="-02" CXXFLAGS_FOR_TARGET_EXTRA="-02" -j4
```

2. Install the Scala build tool

```
sudo add-apt-repository -y ppa:openjdk-r/ppa
sudo apt-get update
sudo apt-get install openjdk-8-jdk -y
sudo update-alternatives --config java
sudo update-alternatives --config javac

# Install SBT - https://www.scala-sbt.org/
echo "deb https://dl.bintray.com/sbt/debian /" | \
sudo tee -a /etc/apt/sources.list.d/sbt.list
sudo apt-key adv --keyserver hkp://keyserver.ubuntu.com:80 \
--recv 2EE0EA64E40A89B84B2DF73499E82A75642AC823
sudo apt-get update
sudo apt-get install sbt
```

3. Install the repositories. Because some scripts use relative paths, make sure that both repositories are in the same directory.

```
git clone https://github.com/shufps/VexRiscv
git clone https://github.com/shufps/SpinalHDL
# switch to branch 'dev' in both repositories
cd SpinalHDL
git checkout dev
cd ../VexRiscv
git checkout dev
```

4. Compile the RISC-V firmware

```
sbt "runMain vexriscv.demo.ICCFPGA"
```

- 5. Copy the 'ICCFPGA.v' file to the 'iccfpga-core/riscvwrapper/riscvwrapper_1.0/src' directory
- 6. Re-synthesyze the SoC system in Vivado

12 Embedding RISC-V firmware in the bitstream


TODO

Note: ROM can be embedded (in the fast way) only if encryption is disabled. If bitstream encryption is enabled, the ROM code has to be synthesized together with the FPGA system. Encrypting bitstreams after replacing the ROM is not possible (perhaps it is possible but currently unknown how it works - probably via some TCL-magic in Vivado).





13 Appendix

14 SoC System Overview



15 ICCFPGA Module Component Placement and Schematic





16 Development Board Component Placement and Schematics

