

Elena Corpwa

- i. a. add
- ii. b. $PC+4$
- iii. c. bits 00_2
- iv. b. bne
- v. d. WB

2. Reg Dst: 1 Mem Read: 1
Reg Write: 1 Mem Write: 0
ALV Src: 0 Mem to Reg: 1

Read Reg 1: $\$t2$

Read Reg 2: $\$t1$

Write Reg: $\$t1$

3. 50% = PNot Taken
25% = bL state

each choice has
2 options

ie total options

accuracy 33 %

4. i. RAW: $I1 + I2$
 RAR: $I1 + I3$
 WAR: $I3$
 WAW: $I2 \quad I4$

ii. add
 sw
 lw ← hazard
 nop
 add

→ hazard

iii. add
 add
 sw
 nop
 lw
 nop
 add

5.

#	address	H/M	set 0	set 0	set 1	set 2	set 2	set 3	set 3
0	0	M	M[0]						
1	8	M	M[0]						
2	0	H			M[1]				
3	6	M	M[0]						
4	7	M	M[0]						
5	2	M	M[0]						
6	6	H			M[1]				
7	10	M	M[0]						
8	11	M	M[0]						
9	3	M	M[0]						

6. $32 - 16 - 4 = \underline{\underline{12}}$

7. miss rate of instruction 5%
miss rate of data 2%

CPI_{stall} / CPI_{perfect}

CPI = 2 w/o stalls

200 cycles for all penalties

How much faster?

1 penalty = +200 cycles

frequency = 300%

2% faster b/c the miss rate in the cache is already 2% thus if we lose this it increase our speed

miss 2 x 200 = +400 cycles to total

miss 3 x 200 = +600 cycles to total

when we start missing our cycles also go down which result in the faster processor

ultimately

- 7% miss rate

+ CPI (more)

- cycles b/c no penalties

8.

final TLB

#	Valid	tag	#Page
0	1	6	3
1	0	4	9
2	1	3	6
3	1	2	7

2¹⁰.4
$$\begin{array}{r} 1124 \\ \underline{4} \\ 4096 \end{array}$$

mod

final Page table

#	Valid	Page/Disk
0	1	6
1	1	5
2	0	DISK
3	0	DISK
4	1	8
5	0	DISK
6	1	10
7	1	3
8	0	DISK
9	1	12
10	0	DISK
11	0	DISK
12	1	13