## Elena corpur

1, i, a. add

11. b. PC+4

iii. c. bits 002

iv. b. bne

V. d. WB

2. Reg DS+: 1 Mem Read: 1

Reg write: 1

New Write: 0

ALVENC: 0

Mem to Reg : 1

Read Reg I : 8t2

Read Reg 2: Ft1

Write Reg: \$t1

3. 50% = PNOT Taken

25% = 6 L State

each choice has a options

acumacy 33 %.

le total options

```
4. i. PAW: FI(11+ T2)
        KAR: II + T3
                I3
        WAR:
                土工 工 4
        WAW
   ί,
        add
        SW
        IW & hayard
        nop
        add
                                                      &= Hazard
   111.
         add
         SW A
         nop
         1 W &
         nop
         add
5.
                                    SEI 21 SEI 3 | SEI 3
                set 0 set 0 set 11 set 2
           H/M
      address
                MOI
            M
                Maj
            M
      8.
                           M[1]
                M[0]
            2
                 M[0]
            M
  5
                 M[0]
            M
      2
   0
                            M(1)
            H
                 M[0]
     10
            M
   8
     11
             M
                  Mo]
   9
             M
                  m(o)
```

6. 32 - 16 - 4 = 12

7. miss rate of instruction 5%.

CPI Stall / CPI Perfect

200 apriles for all penalties

How mun faster?

1 penalty = + 200 cycles

frequency = 300%

cache is already allo thus it we lose this it increase over speed

miss 3 x 200 = + 400 cycles to total

onen we start missing our cycles also go down which result in the faster processor Whimakely

- 77, mos rate

+ CPI (more)

- cycles b/c no penalties

8.	final	TID
0.	10 111	1 1

			and the second second second
4	Valid	tag	+ Page
0		6	3
1	0	ч	9
2	1	3	4
3	\	2	1

mod

Giv	ral Pag	c table	
#	valid	Page/bisk	
0	1	4	
1	1	5	
2	0	DISK	
3	Q.	DISK	
ч		8	
5	0	DISK	
1	1		
	1	3	
8 .	Ō	DISK	
6		12	
10	0	DISK	
11	ō	DISK	
12	1	13	