



0 clock counts
 Thr_i [DAC]
 Thr_i [e-]

64 clock counts
 $Q_{\text{max}i}$ [DAC]
 $Q_{\text{max}i}$ [e-]