Computer-Aided VLSI System Design Homework 5 Report

Due Tuesday, May 23, 14:00

Student ID:

Student Name:


APR Results

1. Fill in the blanks below.

Design Stage	Description	Value	
P&R	Number of DRC violations (ex: 0)	0	
	(Verify -> Verify Geometry)	0	
	Number of LVS violations (ex: 0)	0	
	(Verify -> Verify Connectivity)		
	Die Area (um²)	400980.20	
	Core Area (um²)	223567.95	
Post-layout	Clock Period for Post-layout Simulation (ex. 10ns)	10ns	
Simulation	Clock refloct for rost-layout Sillidiation (ex. 10lls)		
	VEC		
(If n	YES		

Questions and Discussion

1. Attach the snapshot of CCOpt Clock Tree Debugger result (10%).



2. Attach the snapshot of DRC and LVS checking after routing. (5%)

```
*** Starting Verify DRC (MEM: 1968.4) ***
                                                                             Starting Verification
Initializing
    VERIFY DRC
   VERIFY DRC
VERIFY DRC
                                                                             Deleting Existing Violations
Creating Sub-Areas
   VERIFY DRC
   VERIFY DRC
                                                                              Using new threading
                                                                             Sub-Area: {0.000 0.000 160.480 160.480} 1 of 16
Sub-Area: 1 complete 0 Viols.
Sub-Area: {160.480 0.000 320.960 160.480} 2 of 16
Sub-Area: 2 complete 0 Viols.
Sub-Area: {320.960 0.000 481.440 160.480} 3 of 16
Sub-Area: 3 complete 0 Viols
   VERIFY DRC
VERIFY DRC
   VERIFY DRC
VERIFY DRC
   VERIFY DRC
                                                                            Sub-Area: {3 complete 0 Viols.

Sub-Area: {481.440 0.000 633.420 160.480} 4 of 16

Sub-Area: {4 complete 0 Viols.

Sub-Area: {0.000 160.480 160.480 320.960} 5 of 16

Sub-Area: {5 complete 0 Viols.

Sub-Area: {160.480 160.480 320.960 320.960} 6 of 16

Sub-Area: {6 complete 0 Viols.

Sub-Area: {320.960 160.480 481.440 320.960} 7 of 16

Sub-Area: {7 complete 0 Viols.

Sub-Area: {481.440 160.480 633.420 320.960} 8 of 16

Sub-Area: {8 complete 0 Viols.

Sub-Area: {0.000 320.960 160.480 481.440} 9 of 16

Sub-Area: {160.480 320.960 320.960 481.440} 10 of 16

Sub-Area: {10 complete 0 Viols.

Sub-Area: {10 complete 0 Viols.

Sub-Area: {320.960 320.960 481.440} 11 of 16
                                                                               Sub-Area : 3 complete 0 Viols
    VERIFY DRC
  VERIFY DRC
VERIFY DRC
   VERIFY DRC
    VERIFY DRC
  VERIFY DRC
VERIFY DRC
   VERIFY DRC
    VERIFY DRC
   VERIFY DRC
VERIFY DRC
   VERIFY DRC
VERIFY DRC
   VERIFY DRC
VERIFY DRC

      VERIFY DRC
      Sub-Area: 10 complete 0 Viols.

      VERIFY DRC
      Sub-Area: {320.960 320.960 481.440 481.440} 11 of 16

      VERIFY DRC
      Sub-Area: 11 complete 0 Viols.

      VERIFY DRC
      Sub-Area: {481.440 320.960 633.420 481.440} 12 of 16

      VERIFY DRC
      Sub-Area: 12 complete 0 Viols.

      VERIFY DRC
      Sub-Area: {0.000 481.440 160.480 633.040} 13 of 16

      VERIFY DRC
      Sub-Area: 13 complete 0 Viols.

      VERIFY DRC
      Sub-Area: {160.480 481.440 320.960 633.040} 14 of 16

      VERIFY DRC
      Sub-Area: {14 complete 0 Viols.

      VERIFY DRC
      Sub-Area: {320.960 481.440 481.440 633.040} 15 of 16

      VERIFY DRC
      Sub-Area: 15 complete 0 Viols.

      VERIFY DRC
      Sub-Area: {481.440 481.440 633.420 633.040} 16 of 16

      VERIFY DRC
      Sub-Area: {481.440 481.440 633.420 633.040} 16 of 16

      VERIFY DRC
      Sub-Area: 16 complete 0 Viols.

   Verification Complete : 0 Viols.
*** End Verify DRC (CPU: 0:00:00.7 ELAPSED TIME: 0.00 MEM: 260.1M) ***
```

```
******* Start: VERIFY CONNECTIVITY ******
Start Time: Wed Apr 26 17:29:43 2023

Design Name: core
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (633.4200, 633.0400)

Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary
Found no problems or warnings.
End Summary

End Time: Wed Apr 26 17:29:43 2023

Time Elapsed: 0:00:00.0

******* End: VERIFY CONNECTIVITY ******

Verification Complete: 0 Viols. 0 Wrngs.
(CPU Time: 0:00:00.2 MEM: 0.000M)
```

3. Attach the snapshot of the timing report for **setup time and hold time** with no timing violation (post-route). (5%)


optDesign Final SI Timing Summary								
Setup views included: av_func_mode_max Hold views included: av_func_mode_max								
++		+	+	+	+	++		
Setup mode	all	reg2reg	in2reg	reg2out	in2out	default		
WNS (ns):	0.050	0.050	0.503	1.045	N/A	0.000		
TNS (ns):	0.000	0.000	0.000	0.000	N/A	0.000		
Violating Paths:	Θ	0	Θ	Θ	N/A	0		
All Paths:	467	228	265	16	N/A	Θ		
+		+	F	·	F	++		
Hold mode	all	reg2reg	in2reg	reg2out	in2out	default		
WNS (ns):	0.482	0.482	2.493	3.381	N/A	0.000		
TNS (ns):	0.000	0.000	0.000	0.000	N/A	0.000		
Violating Paths:	Θ	Θ	Θ	Θ	N/A	Θ		
All Paths:	467	228	265	16	N/A	0		
++		+	+	+	+	++		

4. Show the critical path after post-route optimization. What is the path type? (5%) (The slack of the critical path should match the smallest slack in the timing report)

```
Path 1: MET Setup Check with Pin psum_r_reg_9_/CK
indpoint: psum_r_reg_9_/D (^) checked with leading edge of 'i_clk'
Seginpoint: mem/Q[2] (^) triggered by leading edge of 'i_clk'
Path Groups: {reg2reg}
Analysis View: av_func_mode_max
Other End Arrival Time
                          0.512
                          0.209
 Setup
 Phase Shift
                          5.000
 CPPR Adjustment
                          0.000
 Required Time
 Arrival Time
                          5.254
 Slack Time
                          0.050
   Clock Rise Edge
                                   0.000
    + Source Insertion Delay
                                  -0.022
    = Beginpoint Arrival Time
                                  -0.022
   Timing Path:
                  | Edge | Net | Cell | Delay | Arrival | Required |
                                                         | Time | Time
                        | ^ | i_clk | | -0.022 | | ^ | i_clk | | CLKBUFX3 | 0.001 | -0.020 | | ^ | CTS_6 | CLKBUFX3 | 0.138 | 0.118 | |
    | i_clk
                                                   | -0.022 |
    CTS_cdb_buf_00016/A
                                                                       0.030
                        | ^ | CTS_6
    CTS_cdb_buf_00016/Y
                                                                        0.168
                                       0.118
    CTS_cdb_buf_00018/A
                                                                        0.168
                          ^ | CTS_2
    CTS_cdb_buf_00018/Y
                                                               0.306
                                                                        0.356
                                                              0.307
    CTS_ccl_a_buf_00003/A | ^ | CTS_2
                                                                        0.357
                                       | CLKBUFX16 | 0.178 | 0.485 |
    | CTS_ccl_a_buf_00003/Y | ^ | CTS_3
                                                                        0.535
    mem/CLK
                              CTS_3
                                        | sram_4096x8 | 0.024 | 0.509 |
                                                                        0.559
     mem/Q[2]
                              | D_rdata[2] | sram_4096x8 | 2.719 | 3.227 |
                                                                        3.277
    U1038/A
                              | D_rdata[2] | CLKINVX1 | 0.009 | 3.237 |
                                                                        3.287
                                      | CLKINVX1
                                                    0.137
                                                                         3.424
                              n1989
                                                               3.374
                                                                         3.424
                                         AND2X2
                                                     0.000
    U1037/B
                              n1989
                                                               3.374
                                         AND2X2
                                                     0.204 | 3.578 |
                              n1980
                                                                        3.628
    I U1937/V
                                                     0.000 | 3.578 |
    FE RC 7 0/A0
                              n1980
                                         OAI31XL
                                                                        3.628
                                         OAI31XL
     FE_RC_7_0/Y
                              n1982
                                                     0.217
                                                              3.795
                                                                        3.845
                              n1982
                                        NOR2X1
    U1200/B
                                                    | 0.000 | 3.795 |
                                                                        3.845
                                        NOR2X1
                                                    0.163
    U1200/Y
                              n1463
                                                               3.959
                                                                        4.009
                                        OR3X2
                                                                        4.009
     U2130/C
                              n1463
                                                    0.000
                                                               3.959
    U2130/Y
                                                               4.277
                              n2111
                                                     0.318
                                                                        4.327
                                         NAND2X1
                                                     0.000 | 4.277 |
    U1866/B
                              n2111
                                                                        4.327 I
                                         NAND2X1
    U1866/Y
                              n2012
                                                     | 0.151 | 4.428 |
                                                                        4.478
                                         A0I21X1
    | FE_RC_10_0/A0
                              n2012
                                                     0.000 | 4.428 |
                                                                        4.478
                              n1482
                                         | A0I21X1
     FE_RC_10_0/Y
                                                     0.143
                                                              4.570
                                                                        4.621
                          v
                                                     0.000
     U3044/B0
                              n1482
                                         A021X4
                                                               4.571
                                                                        4.621
     U3044/Y
                              n2028
                                         A021X4
                                                     0.186
                                                               4.757
                                                                         4.807
    U1263/C
                                         AND3X2
                                                     0.000 |
                                                               4.757
                                                                        4.807
                              n2028
                                         AND3X2
                                                     0.218 4.975
    U1263/Y
                                                                         5.025
                              n2048
                                         OR3X4
                                                     | 0.000 | 4.975 |
    U1434/B
                              n2048
                                                                        5.025
                                         OR3X4
    U1434/Y
                              n1329
                                                     0.220
                                                              5.195
                                                                        5.245
                                         NAND2X1
     U1002/A
                              n1329
                                                     0.000
                                                               5.195
                                                                        5.245
                              n955
                                         NAND2X1
                                                     0.059
                                                               5.254
                                                                        5.304
     U1002/Y
                                         DFFRX1
                                                     0.000
                                                               5.254
    psum_r_reg_9_/D
                              n955
```

5. Attach the snapshot of GDS stream out messages. (10%)

6. Attach the snapshot of your final layout **after adding core filler**. (Remember to switch to **Physical view** and make Pin Shapes visible) (10%)



7. Attach the snapshot of the final area result. (5%)

8. What is your strategy for floorplanning (especially for placing the SRAMs)? What is the reason behind it? (10%)