Computer-Aided VLSI System Design Homework 5 Report

Due Tuesday, May 23, 14:00

Student ID:b08901093

Student Name:莊詠翔


APR Results

1. Fill in the blanks below.

Design Stage	Description	Value	
P&R	Number of DRC violations (ex: 0)	0	
	(Verify -> Verify Geometry)	U	
	Number of LVS violations (ex: 0)	0	
	(Verify -> Verify Connectivity)	0	
	Die Area (um²)	400980.20	
	Core Area (um²)	223567.95	
Post-layout	Clock Period for Post-layout Simulation (ex. 10ns)	10ns	
Simulation	Clock I chool for Fost-layout Simulation (ex. 1011s)	10118	
	Ref_design		
(If n			

Questions and Discussion

1. Attach the snapshot of CCOpt Clock Tree Debugger result, and show the routing result in the layout (10%).



2. Attach the snapshot of DRC and LVS checking after routing. (5%)

```
*** Starting Verify DRC (MEM: 1500.6) ***
 VERIFY DRC ..... Starting Verification
 VERIFY DRC ..... Initializing
 VERIFY DRC ..... Deleting Existing Violations
 VERIFY DRC ..... Creating Sub-Areas
 VERIFY DRC ..... Using new threading
 VERIFY DRC ..... Sub-Area: {0.000 0.000 160.480 160.480} 1 of 16
 VERIFY DRC ..... Sub-Area : 1 complete 0 Viols.
 VERIFY DRC ..... Sub-Area: {160.480 0.000 320.960 160.480} 2 of 16
 VERIFY DRC ..... Sub-Area : 2 complete 0 Viols.
 VERIFY DRC ..... Sub-Area: {320.960 0.000 481.440 160.480} 3 of 16
 VERIFY DRC ..... Sub-Area: 3 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {481.440 0.000 633.420 160.480} 4 of 16
 VERIFY DRC ..... Sub-Area : 4 complete 0 Viols.
 VERIFY DRC ..... Sub-Area: {0.000 160.480 160.480 320.960} 5 of 16
VERIFY DRC ..... Sub-Area: {0.000 160.480 160.480 320.960} 5 67 16

VERIFY DRC ..... Sub-Area : 5 complete 0 Viols.

VERIFY DRC ..... Sub-Area : 6 complete 0 Viols.

VERIFY DRC ..... Sub-Area : 6 complete 0 Viols.

VERIFY DRC ..... Sub-Area : 7 complete 0 Viols.

VERIFY DRC ..... Sub-Area : 7 complete 0 Viols.

VERIFY DRC ..... Sub-Area : 481.440 160.480 633.420 320.960} 8 of 16

VERIFY DRC ..... Sub-Area : 8 complete 0 Viols.

VERIFY DRC ..... Sub-Area : 9 complete 0 Viols.
 VERIFY DRC ..... Sub-Area : 9 complete 0 Viols.
 VERIFY DRC ..... Sub-Area: {160.480 320.960 320.960 481.440} 10 of 16
 VERIFY DRC ..... Sub-Area : 10 complete 0 Viols.
 VERIFY DRC ..... Sub-Area: {320.960 320.960 481.440 481.440} 11 of 16
 VERIFY DRC ..... Sub-Area : 11 complete 0 Viols.
 VERIFY DRC ..... Sub-Area: {481.440 320.960 633.420 481.440} 12 of 16
 VERIFY DRC ..... Sub-Area : 12 complete 0 Viols.
 VERIFY DRC ..... Sub-Area: {0.000 481.440 160.480 633.040} 13 of 16
 VERIFY DRC ..... Sub-Area : 13 complete 0 Viols.
 VERIFY DRC ...... Sub-Area: {160.480 481.440 320.960 633.040} 14 of 16
 VERIFY DRC ..... Sub-Area : 14 complete 0 Viols.
 VERIFY DRC ...... Sub-Area: {320.960 481.440 481.440 633.040} 15 of 16
 VERIFY DRC ..... Sub-Area : 15 complete 0 Viols.
 VERIFY DRC ..... Sub-Area: {481.440 481.440 633.420 633.040} 16 of 16
 VERIFY DRC ..... Sub-Area : 16 complete 0 Viols.
 Verification Complete: 0 Viols.
```

```
******* Start: VERIFY CONNECTIVITY ******
Start Time: Mon May 22 21:29:59 2023

Design Name: core
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (633.4200, 633.0400)

Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary
Found no problems or warnings.
End Summary

End Time: Mon May 22 21:29:59 2023
Time Elapsed: 0:00:00.0

******* End: VERIFY CONNECTIVITY *******

Verification Complete: 0 Viols. 0 Wrngs.
(CPU Time: 0:00:00.3 MEM: 6.750M)
```

3. Attach the snapshot of the timing report for **setup time and hold time** with no timing violation (post-route). (5%)

timeDesign Summary										
Setup views included av_func_mode_max										
Setup mode		all	regí	2reg	in2reg	ļ	reg2out	in2out	default	
TNS (r Violating Pa	TNS (ns): 0.000 0 Violating Paths: 0		0.0	285 900 9 28	0.368 0.000 0 265		1.344 0.000 0 16	N/A N/A N/A N/A	0.000 0.000 0 0	
 DRVs - 	+					+ Total + Nr nets(terms)				
max_cap max_tran max_fanout max_length	max_tran 0 (0) max_fanout 0 (0)			0.000 0.000 0		0 (0) 0 (0) 0 (0) 0 (0)				
Density: 35.398% (100.000% with Fillers) Total number of glitch violations: 0										

timeDesign Summary										
Hold views included: av_func_mode_max										
Hold mode	all	reg2reg	in2reg	reg2out	in2out	default				
WNS (ns): TNS (ns): Violating Paths: All Paths:	0.000 0	0.656 0.000 0 228	2.510 0.000 0 265	3.437 0.000 0 16	N/A N/A N/A N/A	0.000 0.000 0				


4. Show the critical path after post-route optimization. What is the path type? (5%) (The slack of the critical path should match the smallest slack in the timing report)

```
Path 1: MET Setup Check with Pin psum_r_reg_9_/CK
Endpoint: psum_r_reg_9_/D (^) checked with leading edge of 'i_clk'
Beginpoint: mem/Q[2] (^) triggered by leading edge of 'i_clk'
Path Groups: {reg2reg}
Analysis View: av_func_mode_max
                                0.162
Other End Arrival Time
 Setup
                                0.212
- Phase Shift
                                5.000
+ CPPR Adjustment
                                0.000
  Required Time
                                4.949
  Arrival Time
                                4.665
 Slack Time
                                0.285
    Clock Rise Edge
                                          0.000
     + Source Insertion Delay
                                         -0.191
     = Beginpoint Arrival Time
                                         -0.191
     Timing Path:
                    Pin
                                                                       | Delay | Arrival | Required
                                     | Edge |
                                                              Cell
                                                 Net
                                                                               Time
                                                                                             Time
     | i_clk
                                            | i_clk
                                                                                  -0.191
                                                                                              0.094
     CTS_ccl_a_BUF_i_clk_G0_L1_1/A |
                                            | i_clk
                                                         | CLKBUFX20
                                                                       0.003 |
                                                                                  -0.188
                                                                                              0.097
     | CTS_12
                                                         | CLKBUFX20
                                                                       0.138
                                                                                  -0.050
                                                                                              0.235
     mem/CLK
                                            I CTS 12
                                                         | sram_4096x8 | 0.042 |
                                                                                  -0.008
                                                                                              0.276
      mem/Q[2]
                                            | D_rdata[2] | sram_4096x8 | 2.726
                                                                                  2.717
                                                                                              3.002
      U1038/A
                                              D_rdata[2] | CLKINVX1
                                                                                              3.013
                                                                         0.011
                                                                                   2.729
      U1038/Y
                                              n1989
                                                           CLKINVX1
                                                                         0.173
                                                                                   2.902
                                                                                              3.186
      U1037/B
                                              n1989
                                                           AND2X2
                                                                       0.000 |
                                                                                   2.902
                                                                                              3.187
      U1037/Y
                                              n1980
                                                           AND2X2
                                                                        0.224
                                                                                   3.126
                                                                                              3.411
     | FE_RC_1_0/A0
| FE_RC_1_0/Y
                                                           OAI31X1
                                                                                              3.411
                                              n1980
                                                                       I 0.000 I
                                                                                   3.126
                                              n1981
                                                           OAI31X1
                                                                        0.151 |
                                                                                   3.277
                                                                                              3.562
      U1200/A
                                                          NOR2X1
                                                                       I 0.000 I
                                                                                              3.562
                                              n1981
                                                                                   3.277
      U1200/Y
                                              n1463
                                                           NOR2X1
                                                                        0.079
                                                                                   3.356
                                                                                              3.641
      U2130/C
                                                           OR3X2
                                                                        I 0.000 I
                                                                                   3.356
                                                                                              3.641
                                              n1463
      U2130/Y
                                                           OR3X2
                                                                         0.310
                                                                                   3.666
                                                                                              3.951
                                                                       | 0.000 |
      U1866/B
                                              n2111
                                                          NAND2X1
                                                                                   3.666
                                                                                              3.951
      U1866/Y
                                              n2012
                                                           NAND2X1
                                                                        0.149
                                                                                   3.816
                                                                                              4.100
      U1901/A1
                                                          A0I21X1
                                                                                   3.816
                                                                                              4.100
                                              n2012
                                                                       0.000
      U1901/Y
                                              n1482
                                                           A0I21X1
                                                                        0.120
                                                                                   3.936
                                                                                              4.221
      U3044/B0
                                              n1482
                                                           A021X2
                                                                       I 0.000 I
                                                                                   3.936
                                                                                              4.221
      U3044/Y
                                              n2028
                                                           A021X2
                                                                        0.254
                                                                                   4.190
                                                                                              4.475
                                              n2028
                                                                                   4.190
                                                                                              4.475
                                                           AND3X4
      U1263/C
                                                                        0.000
       U1263/Y
                                              n2048
                                                           AND3X4
                                                                         0.154
                                                                                   4.344
                                                                                              4.629
      U1434/B
                                              n2048
                                                                        1 0.000
                                                                                   4.344
                                                           OR3X2
                                                                                              4.629
      U1434/Y
                                              n1329
                                                           OR3X2
                                                                         0.251
                                                                                   4.596
                                                                                              4.880
                                                                                              4.880
                                                                                   4.596
      U1002/A
                                                           NAND2X1
                                                                         0.000
      U1002/Y
                                              n955
                                                           NAND2X1
                                                                         0.069
                                                                                   4.665
                                                                                              4.949
                                                          DFFRX1
                                                                       0.000
                                                                                   4.665
                                                                                              4.949
     psum_r_reg_9_/D
                                              n955
     Clock Rise Edge
                                          0.000
     = Beginpoint Arrival Time
                                          0.000
     Other End Path:
```

5. Attach the snapshot of GDS stream out messages. (10%)

6. Attach the snapshot of the final area result. (5%)

7. Attach the snapshot of your final layout **after adding core filler**. (Remember to switch to **Physical view** and make Pin Shapes visible) (10%)



- 8. What is your strategy for floorplanning (especially for placing the SRAMs)? What is the reason behind it? (10%)
 - Since there is only one SRAM in this design, I simply place it around chip periphery to prevent detour routing.