# Hardware Simulator Tutorial

This program is part of the software suite that accompanies the book

#### The Elements of Computing Systems

by Noam Nisan and Shimon Schocken

**MIT Press** 

www.nand2tetris.org

Developed by students at the Efi Arazi School of Computer Science Reichman University

Chief Software Architect: Yaron Ukrainitz

# Background


The Elements of Computing Systems evolves around the construction of a complete computer system, done in the framework of a 1- or 2-semester course.

In the first part of the book/course, we build the hardware platform of a simple yet powerful computer, called Hack. In the second part, we build the computer's software hierarchy, consisting of an assembler, a virtual machine, a simple Java-like language called Jack, a compiler for it, and a mini operating system, written in Jack.

The book/course is completely self-contained, requiring only programming as a pre-requisite.

The book's web site includes some 200 test programs, test scripts, and all the software tools necessary for doing all the projects.

#### The book's software suite



(All the supplied tools are dual-platform: Xxx.bat starts Xxx in Windows, and Xxx.sh starts it in Unix)

#### **Simulators**

(HardwareSimulator, CPUEmulator, VMEmulator):

- Used to build hardware platforms and execute programs;
- Supplied by us.

#### <u>Translators</u> (Assembler, JackCompiler):

- Used to translate from high-level to low-level;
- Developed by the students, using the book's specs; Executable solutions supplied by us.

#### **Other**

- Bin: simulators and translators software;
- builtin: executable versions of all the logic gates and chips mentioned in the book;
- os: executable version of the Jack OS;
- TextComparer: a text comparison utility.

# The Hack computer

The hardware simulator described in this tutorial can be used to build and test many different hardware platforms. In this book, we focus on one particular computer, called Hack.

Hack -- a 16-bit computer equipped with a screen and a keyboard -- resembles hand-held computers like game machines, PDA's, and cellular telephones.

The first 5 chapters of the book specify the elementary gates, combinational chips, sequential chips, and hardware architecture of the Hack computer.

All these modules can be built and tested using the hardware simulator described in this tutorial.

That is how hardware engineers build chips for real: first, the hardware is designed, tested, and optimized on a software simulator. Only then, the resulting gate logic is committed to silicon.





#### Hardware Simulation Tutorial

- Getting started
- II. Test scripts
- III. Built-in chips
- IV. Clocked chips
- V. <u>GUI-empowered chips</u>
- VI. Debugging tools
- VII. The Hack Platform

#### Relevant reading (from "The Elements of Computing Systems"):

- Chapter 1: Boolean Logic
- Appendix A: Hardware Description Language
- Appendix B: Test Scripting Language



## Chip Definition (.hdl file)

```
/** Exclusive-or gate. out = a xor b */
 chip
               CHIP Xor {
interface
                    IN a, b;
                    OUT out;
                    // Implementation missing.
```

#### Chip interface:


- Name of the chip
- Names of its input and output pins
- Documentation of the intended chip operation
- Typically supplied by the chip architect; similar to an API, or a contract.

## Chip Definition (.hdl file)


```
/** Exclusive-or gate. out = a xor b */
    chip
                  CHIP Xor {
  interface
                       IN a, b;
                      OUT out;
                      PARTS:
                      Not(in=a, out=nota);
    chip
                      Not(in=b, out=notb);
implementation
                      And (a=a, b=notb, out=w1);
                      And (a=nota, b=b, out=w2);
                      Or (a=w1, b=w2, out=out);
```

- Any given chip can be implemented in several different ways. This particular implementation is based on: Xor(a,b) = Or(And(a,Not(b)), And(b,Not(a)))
- Not, And, Or: Internal parts (previously built chips), invoked by the HDL programmer
- nota, notb, w1, w2: internal pins, created and named by the HDL programmer; used to connect internal parts.


# Loading a Chip




## Loading a Chip




## Exploring the Chip Logic




# **Exploring the Chip Logic**



### **Interactive Chip Testing**



## **Interactive Chip Testing**






### Test Scripts

```
load Xor.hdl,
output-file Xor.out,
compare-to Xor.cmp,
output-list a%B3.1.3
             b%B3.1.3
             out%B3.1.3;
set a 0,
set b 0,
eval,
output;
set a 0,
               Generated
set b 1,
               output file
eval,
               (Xor.out)
output;
Etc.
                     out
             b
             0
             0
                       0
```


#### Test scripts:

- Are used for specifying, automating and replicating chip testing
- Are supplied for every chip mentioned in the book (so you don't have to write them)
- Can effect, batch-style, any operation that can be done interactively
- Are written in a simple language described in Appendix B of the book
- Can create an <u>output file</u> that records the results of the chip test
- If the script specifies a <u>compare file</u>, the simulator will compare the .out file to the .cmp file, line by line.


# Loading a Script




### **Script Controls**




## Running a Script




# Running a Script



## Viewing Output and Compare Files



# Viewing Output and Compare Files





### **Built-In Chips**

#### General


- A built-in chip has an HDL interface and a Java implementation (e.g. here: Mux16.class)
- The name of the Java class is specified following the BUILTIN keyword
- Built-In implementations of <u>all</u> the chips that appear in he book are supplied in the tools/buitIn directory.

```
// Mux16 gate (example)
CHIP Mux16 {
    IN a[16],b[16],sel;
    OUT out[16];
    BUILTIN Mux16;
}
```

#### Built-in chips are used to:

- Implement primitive gates (in the computer built in this book: Nand and DFF)
- Implement chips that have peripheral side effects (like I/O devices)
- Implement chips that feature a GUI (for debugging)
- Provide the functionality of chips that the user did not implement for some reason
- Improve simulation speed and save memory (when used as parts in complex chips)
- Facilitate behavioral simulation of a chip before actually building it in HDL
- Built-in chips can be used either explicitly, or implicitly.

## **Explicit Use of Built-in Chips**



### Implicit Use of Built-in Chips


```
/** Exclusive-or gate. out = a xor b */
CHIP Xor {
    IN a, b;
    OUT out;
    PARTS:
    Not(in=a,out=Nota);
    Not(in=b,out=Notb);
    And(a=a,b=Notb,out=aNotb);
    And(a=Nota,b=b,out=bNota);
    Or(a=aNotb,b=bNota,out=out);
}
```

- When any HDL file is loaded, the simulator parses its definition. For each internal chip xxx(...) mentioned in the PARTS section, the simulator looks for an xxx.hdl file in the same directory (e.g. Not.hdl, And.hdl, and or.hdl in this example).
- If xxx.hdl is found in the current directory (e.g. if it was also written by the user), the simulator uses its HDL logic in the evaluation of the overall chip.
- If xxx.hdl is not found in the current directory, the simulator attempts to invoke the file tools/builtIn/xxx.hdl instead.
- And since tools/builtIn includes executable versions of all the chips mentioned in the book, it is possible to build and test any of these chips before first building their lower-level parts.



# Clocked (Sequential) Chips

- The implementation of clocked chips is based on sequential logic
- The operation of clocked chips is regulated by a master clock signal:



- In our jargon, a clock cycle = tick-phase (low), followed by a tock-phase (high)
- During a tick-tock, the internal states of all the clocked chips are allowed to change, but their outputs are "latched"
- At the beginning of the next tick, the outputs of all the clocked chips in the architecture commit to the new values
- In a real computer, the clock is implemented by an oscillator; in simulators, clock cycles can be simulated either manually by the user, or repeatedly by a test script.

## The D-Flip-Flop (DFF) Gate

```
/** Data Flip-flop:
  * out(t)=in(t-1)
  * where t is the time unit.
  */
CHIP DFF {
    IN in;
    OUT out;


    BUILTIN DFF;
    CLOCKED in, out;
}
```


#### DFF:


- A primitive memory gate that can "remember" a state over clock cycles
- Can serve as the basic building block of all the clocked chips in a computer.


#### Clocked chips


- Clocked chips include registers, RAM devices, counters, and the CPU
- The simulator knows that the loaded chip is clocked when one or more of its pins is declared "clocked", or one or more of its parts (or sub-parts, recursively) is a clocked chip
- In the hardware platform built in the book, all the clocked chips are based, directly or indirectly, on (many instances of) built-in DFF gates.













# Simulating Clocked Chips Using a Test Script






# Built-in Chips with GUI Effects



# Built-in Chips with GUI Effects




## The Logic of the GUIDemo Chip

```
// Demo of built-in chips with GUI effects
CHIP GUIDemo {
   IN in[16],load,address[15];
   OUT out[16];
   PARTS:
    RAM16K(in=in,load=load,address=address[0..13],out=null);
   Screen(in=in,load=load,address=address[0..12],out=null);
   Keyboard(out=null);
}
```

- Effect: When the simulator evaluates this chip, it displays the GUI side-effects of its built-in chip parts
- Chip logic: The only purpose of this demo chip is to force the simulator to show the GUI of some built-in chips. Other than that, the chip logic is meaningless: it simultaneously feeds the 16-bit data input (in) into the RAM16K and the screen chips, and it does nothing with the keyboard.

# **GUIDemo Chip in Action**






# System Variables

The simulator recognizes and maintains the following variables:

- <u>Time:</u> the number of time-units (clock-cycles) that elapsed since the script started running is stored in the variable time
- Pins: the values of all the input, output, and internal pins of the simulated chip are accessible as variables, using the names of the pins in the HDL code
- GUI elements: the values stored in the states of GUI-empowered built-in chips can be accessed via variables. For example, the value of register 3 of the RAM8 chip can be accessed via RAM8 [3].

All these variables can be used in scripts and breakpoints, for debugging.

### **Breakpoints**




## Scripts for Testing the Topmost Computer chip

```
load Computer.hdl
ROM32K load Max.hack,
output-file ComputerMax.out,
compare-to ComputerMax.cmp,
output-list time%S1.4.1
         reset%B2.1.2
         ARegister[]%D1.7.1
         DRegister[]%D1.7.1
         PC[]%D0.4.0
         RAM16K[0]%D1.7.1
         RAM16K[1]%D1.7.1
         RAM16K[2]%D1.7.1;
breakpoint PC 10;
// First run: compute max(3,5)
set RAM16K[0] 3,
set RAM16K[1] 5,
output;
repeat 14 {
    tick, tock, output;
// Reset the PC (preparing for
// second run)
set reset 1,
tick, tock, output;
// Etc.
clear-breakpoints;
```

- Scripts that test the CPU chip or the Computer chip described in the book usually start by loading a machine-language program (.asm or .hack file) into the ROM32K chip
- The rest of the script typically uses various features like:
  - Output files
  - Loops
  - Breakpoints
  - Variables manipulation
  - tick, tock
  - Etc.
- All these features are described in Appendix B of the book (*Test Scripting Language*).


## **Visual Options**







# Hack: a General-Purpose 16-bit Computer

### Sample applications running on the Hack computer:









These programs (and many more) were written in the Jack programming language, running in the Jack OS environment over the Hack hardware platform. The hardware platform is built in chapters 1-5, and the software hierarchy in chapters 6-12.

## The Hack Chip-Set and Hardware Platform

### **Elementary logic gates**

### (Project 1):

- Nand (primitive)
- Not
- And
- Or
- Xor
- Mux
- Dmux
- Not16
- And16
- Or16
- Mux16
- Or8Way
- Mux4Way16
- Mux8Way16
- DMux4Way
- DMux8Way

### **Combinational chips**

#### (Project 2):

- HalfAdder
- FullAdder
- Add16
- Inc16
- ALU

### **Sequential chips**

#### (Project 3):

- **DFF** (primitive)
- Bit
- Register
- RAM8
- RAM64
- RAM512
- RAM4K
- RAM16K
- PC

### **Computer Architecture**

(Project 5):

- Memory
- CPU
- Computer

Most of these chips are generic, meaning that they can be used in the construction of many different computers.

The Hack chip-set and hardware platform can be built using the hardware simulator, starting with primitive Nand.hdl and DFF.hdl gates and culminating in the Computer.hdl chip.

This construction is described in chapters 1,2,3,5 of the book, and carried out in the respective projects.