Zynq PicoZed 7015/7030	
Avnet Engineering Services	
www.microzed.org	
Function	**Sheet Number**
Cover Sheet	1
Block Diagram	2
DDR3	3
GTP, QSPI FLASH, eMMC	4
ETHERNET, USB	5
BANK 34, BANK 35	6
BANK 0, BANK 13, JTAG	7
MICROHEADERS - JX1 and JX2	8
MICROHEADER - JX3	9
DEVICE POWER	10
POWER, RESET	11
Back Page	12

PicoZed 7015/7030

3/11/2016

11:18:51 AM

Avnet Engineering Services		
Title: 01 - Lead Sheet.SchDoc		
Size: B	Document Number: PicoZed 7015/7030	Rev: C
Date: 3/11/2016	Sheet 1 of 12	



AVNET Avnet Engineering Services		
Title: 02 - Block Diagram.SchDoc		
Size: B	Document Number: PicoZed 7015/7030	Rev: C
Date: 3/11/2016	Sheet 2 of 12	

Zynq PS DDR - Bank 502



Avnet Engineering Services	
Title:	03 - DDR3.SchDoc
Size: C	Document Number: PicoZed 7015/7030 Rev: C
Date: 3/11/2016	Sheet 3 of 12



BOOT MODE	JT4	SW1 (1-3)	SW1 (4-6)
QSPI	X	LOW (2-3)	HIGH (4-5)
SD CARD	X	HIGH (1-2)	HIGH (4-5)
JTAG	X	LOW (2-3)	LOW (5-6)
IND JTAG	HIGH (2-3)	LOW (2-3)	LOW (5-6)
CASCADE JTAG	LOW (1-2)	LOW (2-3)	LOW (5-6)

Zynq PS MIO - Bank 501



Ethernet PHY



USB 2.0 OTG





Avnet Engineering Services			
Title:	05 - ETHERNET, USB.SchDoc		
Size: C	Document Number: PicoZed 7015/7030	Rev: C	
Date: 3/11/2016	Sheet 5 of 12		



WARNING!!!
Bank 34 and Bank 35 are High Performance banks (7030 only) and will only accept 1.8V level signals. Failure to limit Bank 34 and 35 to 1.8V signals can damage the Zynq 7030 AP SoC.

Avnet Engineering Services		
Title: 06 - BANKS 34 and 35.SchDoc		
Size: B	Document Number: PicoZed 7015/7030	Rev: C
Date: 3/11/2016	Sheet 6 of 12	







AVNET	Avnet Engineering Services	
Title:	07 - BANK 0, BANK13, JTAG.SchDoc	
Size: B	Document Number: PicoZed 7015/7030	Rev: C
Date: 3/11/2016	Sheet 7 of 12	



WARNING!!!
Bank 34 and Bank 35 are High Performance banks (7030 only) and will only accept 1.8V level signals. Failure to limit Bank 34 and 35 to 1.8V signals can damage the Zynq 7030 AP SoC.



Avnet Engineering Services

Title: 08 - MICROHEADERS - JX1 and JX2.SchDoc

Size: B | Document Number: PicoZed 7015/7030 | Rev: C

Date: 3/11/2016 | Sheet 8 of 12



Avnet Engineering Services		
Title: 09 - MICROHEADER - JX3.SchDoc		
Size: B	Document Number: PicoZed 7015/7030	Rev: C
Date: 3/11/2016	Sheet 9 of 12	





Avnet Engineering Services		
Title:	10 - DEVICE POWER.SchDoc	
Size: C	Document Number: PicoZed 7015/7030	Rev: C
Date: 3/11/2016	Sheet 10 of 12	



AVNET	Avnet Engineering Services
Title:	11 - POWER, RESET.SchDoc
Size: B	Document Number: PicoZed 7015/7030
Rev:	C
Date: 3/11/2016	Sheet 11 of 12

Revision History

Rev B
Original release

Rev C
1) Updated Block Diagram
2) Added shared circuit MIO47 to JX3 and ETHERNET RESET
3) Added RC time constant to ETHERNET RESET
4) DDR3L/DDR3 option note added
5) Renamed 1.5V and DDR3_0V75 power nets
6) Changed U4.2 connection from 1.8V to 3.3V
7) Changed JX1/JX2 connections to Zynq Bank 34/35 Clock Capable Pins

Rev C - Update
1) PUDC Default value changed to VCCO
2) C194 value changed to fix Ethernet Reset RC time constant
3) QSPI_CS resistor value changed to 4.99K

Rev C - Update 3/11/16
1) Updated Block Diagram w/ Both Packages
2) Updated Zynq Symbol Naming w/ Both Packages

Mechanicals:





Avnet Engineering Services		
Title: 12 - Back Page.SchDoc		
Size: B	Document Number: PicoZed 7015/7030	Rev: C
Date: 3/11/2016	Sheet 12 of 12	