



From HDL to CMOS

An overview on digital circuit design and implementation

Alessandra Dolmeta - Luigi Giuffrida



What is HDL?



Hardware

Description

Language

A specialized computer language used to describe the structure and behavior of electronic circuits.

It is primarily used for designing application-specific integrated circuits (ASICs) and programming field-programmable gate arrays (FPGAs).

Most used HDL are Verilog, SystemVerilog and VHDL.




An abstraction level perspective



assign c = a + b;

Behavioural description of the design







Intermediate representation





Gate level netlist





Transistor level netlist



A flow overview - HDL






```
module counter_gen #(
  parameter NBIT = 4
                       clk,
  input
                       rstn,
  output reg [NBIT-1:0] out
);
  always @ (posedge clk, negedge rstn) begin
    if (! rstn)
       out <= 0;
  end
endmodule
```

Behavioural description of the circuit



A flow overview - synthesis






Logic synthesis and optimization of the circuit




A flow overview - Place and route






Physical implementation and electrical optimization of the circuit





A flow overview - Tapeout and production







Production file generation and circuit tapeout






Will my circuit work?





Post-silicon testing







VISI

Google-Skywater 130 is an open source Process Design Kit (PDK)

simulation models

```
module sky130_fd_sc_hd__nand2 (
   Υ,
);
   output Y;
   input A;
   input B;
   wire nand0_out_Y;
   nand nand0 (nand0_out_Y, B, A
   buf buf0 (Y
                         , nand0 out Y
endmodule
```







Google-Skywater 130 is an open source Process Design Kit (PDK)

- simulation models
- timing and power models

```
cell ("sky130_fd_sc_hd__nand2_1") {
        leakage_power () {
           value : 0.5997703000;
                                                 fall capacitance : 0.0022810000;
           when : "!A&B";
                                                 internal power () {
                                                     fall_power ("power_inputs_1") {
        leakage_power () {
           value : 0.0431435000;
           when : "!A&!B";
                                                max_transition : 1.50000000000;
                                                related ground pin : "VGND";
        area: 3.7536000000;
                                                related_power_pin : "VPWR";
        cell_footprint : "sky130_fd
                                                 rise_capacitance : 0.0023610000;
        pin ("A") {
            capacitance: 0.0023210
                                                max_capacitance : 0.1941020000;
           clock : "false";
                                                max_transition : 1.4998550000;
           direction : "input";
            fall capacitance: 0.00
                                                 timing () {
```







Google-Skywater 130 is an open source Process Design Kit (PDK)

- simulation models
- timing and power models
- geometry models

```
MACRO sky130 fd sc hd nand2 1
 CLASS CORE :
  FOREIGN sky130 fd sc hd nand2 1;
 ORIGIN 0.000 0.000;
 SIZE 1.380 BY 2.720 ;
 SYMMETRY X Y R90;
                                      OBS
 SITE unithd:
                                          LAYER li1;
  PIN A
                                             RECT 0.000 2.635 1.380 2.805 ;
   DIRECTION INPUT ;
                                            RECT 0.085 1.495 0.365 2.635 ;
   USE SIGNAL ;
                                            RECT 1.035 1.495 1.295 2.635 ;
   ANTENNAGATEAREA 0.247500 ;
                                            RECT 0.085 0.085 0.395 0.885 ;
   PORT
                                            RECT 0.000 -0.085 1.380 0.085;
     LAYER li1;
                                          LAYER mcon ;
       RECT 0.940 1.075 1.275 1.32!
                                            RECT 0.145 2.635 0.315 2.805 ;
   END
                                            RECT 0.605 2.635 0.775 2.805;
  END A
                                            RECT 1.065 2.635 1.235 2.805 ;
                                            RECT 0.145 -0.085 0.315 0.085;
                                            RECT 0.605 -0.085 0.775 0.085;
                                            RECT 1.065 -0.085 1.235 0.085 ;
                                      END
                                     END sky130_fd_sc_hd__nand2_1
```








Google-Skywater 130 is an open source Process Design Kit (PDK)

- simulation models
- timing and power models
- geometry models
- layout





Synthesis





WS/

The first step to start the realization of a chip is the logic synthesis and optimization.

The HDL is parsed and converted to an intermediate representation.

The intermediate representation is then mapped to the tech library.








Floorplanning



Floorplanning defines the area of IC and where the submodules of the design should be placed.



No explicit floorplanning in the example!




Placement



In this step the power grid is defined and the standard cells selected by the synthesizer are placed on the die.

Some of them are overlapping, are too far or too close.






Clock tree synthesis





Clock is identified in the circuit and metal lines for the distribution of this signal are defined.






Routing





The metal lines to connect the input and the output of the standard cells are placed.






Signoff





To complete the design, filler cells are added and DRC are checked to be sure that the design is valid and ready for production.

After 6 to 8 months, the IC is shipped and ready to be used in your projects.





THANK YOU FOR YOUR ATTENTION!

ANY QUESTION? FEEL FREE TO ASK!

TIME TO EXPERIMENT!

OPEN THE LAB PDF AND FOLLOW THE GUIDE TO TRY IT ON YOUR OWN!