Contents

1	Basic Test Results	2
2	README	3
3	CPU.hdl	4
4	Computer.hdl	6
5	CpuMul.hdl	7
6	ExtendAlu.hdl	9
7	Memory.hdl	10
8	Mux3Way16.hdl	11
9	Or16Way.hdl	12

1 Basic Test Results

```
******* TEST START ******
1
     preparing sub.tar
3
   dos2unix: converting file /tmp/bodek.L6reHy/nand2tet/Project05/eliavsd/presubmission/testdir/stud/sub.tar/README to Unix for
4
   CPU passed
7 Memory passed
   CpuMul passed
   ExtendAlu passed
10 \quad \hbox{\tt Computer passed}
   Computer passed
11
12 Computer passed
   ****** TEST END ******
14
```

2 README

```
eliavsd, avikor13
1
    Eliav Shames, ID 317390268, eliavsd@cs.huji.ac.il
    Avi Korzec, ID 305088106, avikor13@cs.huji.ac.il
4
    _____
                             Project 5 - Computer Architecture
8
9
10
    Submitted Files
11
12
    README - This file.
    Memory.hdl - The chip that simulates the memory in the hack machine
14
    CPU.hdl - The chip that simulates the CPU in the hack machine
    Computer.hdl - The chip that simulates the hack machines topmost chip
    {\tt ExtendAlu.hdl-An\ extension\ of\ the\ ALU\ that\ supports\ additional\ operations}
17
18
    CpuMul.hdl - This chip is an extension of the book CPU by using the extended ALU
19
20
21
    Additional Files
22
23
24
    A 3-way multiplexor was created to allow the ExtendALU chip to disregard
    instruction[8] if instruction[7] is zero.
25
26
27
    In addition, an Or16Way chip was built, based on the Or8Way chip designed
    in project 1 to allow us to easily compare a 16-bit input to zero.
```

3 CPU.hdl

```
// This file is part of www.nand2tetris.org
    // and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
    // File name: projects/05/CPU.hdl
4
6
     * The Hack CPU (Central Processing unit), consisting of an ALU,
8
     * two registers named A and D, and a program counter named PC.
     st The CPU is designed to fetch and execute instructions written in
9
10
     \boldsymbol{\ast} the Hack machine language. In particular, functions as follows:
     * Executes the inputted instruction according to the Hack machine
11
     st language specification. The D and A in the language specification
12
     st refer to CPU-resident registers, while M refers to the external
     * memory location addressed by A, i.e. to Memory[A]. The inM input
14
15
     st holds the value of this location. If the current instruction needs
16
     st to write a value to M, the value is placed in outM, the address
     * of the target location is placed in the addressM output, and the
17
     * writeM control bit is asserted. (When writeM==0, any value may
18
     * appear in outM). The outM and writeM outputs are combinational:
19
     \boldsymbol{\ast} they are affected instantaneously by the execution of the current
20
21
     * instruction. The addressM and pc outputs are clocked: although they
     * are affected by the execution of the current instruction, they commit
22
23
     \boldsymbol{*} to their new values only in the next time step. If reset==1 then the
24
     * CPU jumps to address 0 (i.e. pc is set to 0 in next time step) rather
     * than to the address resulting from executing the current instruction.
25
26
     */
27
    CHIP CPU {
28
29
                              // M value input (M = contents of RAM[A])
30
         IN inM[16],
             instruction[16], // Instruction for execution
31
                              \ensuremath{//} Signals whether to re-start the current
32
                               // program (reset==1) or continue executing
33
34
                               // the current program (reset==0).
35
         OUT outM[16].
                              // M value output
36
37
             writeM,
                               // Write to M?
             addressM[15],
                              // Address in data memory (of M)
38
                              // address of next instruction
39
             pc[15];
40
        PARTS:
41
42
         // if instruction[15] == 0 then a-instruction (e.g, 0vvv...v)
43
         // need to load the instruction to the A Register, therefore Priority(aInst) > Priority(ALUout)
         Not(in=instruction[15], out=aInst):
44
         Mux16(a=ALUout, b=instruction, sel=aInst, out=ALUxorAinst);
45
         // Even if not ab a-instruction, we still want to write to ARegister if a c-instruction needs to
46
47
         Or(a=aInst, b=instruction[5], out=loadA);
         ARegister(in=ALUxorAinst, load=loadA, out=Aout, out[0..14]=addressM);
48
49
50
         // otherwise c-instruction (e.g, 111ac1c2c3c4c5c6d1d2d3j1j2j3)
         // ALU - What to compute? (Inputs) Where to store output? (Writing) What to do next? (Jumping)
51
         // ALU - Inputs: D Register, M/A Register, control bits
// ALU - Inputs: D Register
52
53
         And(a=instruction[15], b=instruction[4], out=writeToD);
54
55
         DRegister(in=ALUout, load=writeToD, out=Dout);
56
             ALU - Inputs: M or A Register. Deciding using the a-bit.
57
58
         And(a=instruction[15], b=instruction[12], out=aBit);
         Mux16(a=Aout, b=inM, sel=aBit, out=AxorMout);
```

```
60
61
        // ALU Computing: using c1 to c6 bits.
        ALU(x=Dout, y=AxorMout, zx=instruction[11], nx=instruction[10], zy=instruction[9],
62
63
            ny=instruction[8], f=instruction[7], no=instruction[6], zr=zr, ng=ng, out=outM, out=ALUout);
64
             Jumping (instruction[0..2]): 000 - no jump, 001 - JGT, 010 - JEQ, 011 - JGE, 100 - JLT,
65
                      101 - JNE, 110 - JLE, 111 - JMP. Controlled using d1 to d3 and zr, ng.
66
        And(a=instruction[15], b=instruction[0], out=JGT);
67
68
        And(a=instruction[15], b=instruction[1], out=JEQ);
        And(a=instruction[15], b=instruction[2], out=JLT);
69
        Not(in=ng, out=pos);
70
71
        Not(in=zr, out=notZR);
        And(a=pos, b=notZR, out=res1);
72
        And(a=JGT, b=res1, out=res2);
73
74
        And(a=JEQ, b=zr, out=res3);
        And(a=JLT, b=ng, out=res4);
75
76
        Or(a=res2, b=res3, out=res5);
        Or(a=res4, b=res5, out=JMP);
77
78
        // if its a c-instruction and instruction[3] == 1 then write to M
79
80
        And(a=instruction[15], b=instruction[3], out=writeM);
81
       // PC handling.
82
       PC(in=Aout, inc=true, load=JMP, reset=reset, out[0..14]=pc);
83
    }
84
```

4 Computer.hdl

```
// This file is part of www.nand2tetris.org
    // and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
    // File name: projects/05/Computer.hdl
    * The HACK computer, including CPU, ROM and RAM.
     \boldsymbol{\ast} When reset is 0, the program stored in the computer's ROM executes.
9
     \boldsymbol{\ast} When reset is 1, the execution of the program restarts.
     * Thus, to start a program's execution, reset must be pushed "up" (1)
10
     \boldsymbol{*} and "down" (0). From this point onward the user is at the mercy of
11
     * the software. In particular, depending on the program's code, the
     * screen may show some output and the user may be able to interact
13
14
     15
16
17
    CHIP Computer {
18
        IN reset;
19
20
21
        PARTS:
        ROM32K(address=pc, out=inst);
22
        Memory(in=ValToStore, load=bool, address=addr, out=data);
        CPU(inM=data, instruction=inst, reset=reset, outM=ValToStore, writeM=bool, addressM=addr, pc=pc);
24
25
    }
```

5 CpuMul.hdl

```
1
    /**
   * This chip is an extension of the book CPU by using the extended ALU.
    * More specificly if instruction[15] == 0 or (instruction[14] and instruction[13] equals 1)
    st the CpuMul behave exactly as the book CPU.
    * While if it is C instruction and instruction[13] == 0 the output will be D*A/M
   * (according to instruction[12]).
    * Moreover, if it is c instruction and instruction[14] == 0 it will behave as follows:
8
9
    * instruction: | 12 | 11 | 10 |
10
    * shift left D | 0 | 1 | 1
11
    * shift left A | 0 | 1 | 0
12
    * shift left M | 1 | 1 | 0 |
13
   * shift right D | 0 | 1 |
15
    * shift right A | 0 | 0 | 0
    * shift right M | 1 | 0 | 0 |
16
17
    **/
18
    CHIP CpuMul{
19
20
                             // M value input (M = contents of RAM[A])
21
        IN inM[16].
            instruction[16], // Instruction for execution
22
                             // Signals whether to re-start the current
23
                             // program (reset=1) or continue executing
24
25
                             // the current program (reset=0).
26
                             // M value output
        OUT outM[16],
27
28
                             // Write into M?
            addressM[15],
                             // Address in data memory (of M)
29
30
            pc[15];
                             // address of next instruction
31
32
33
        // Extract the different bits from the instruction code
        And16(a=instruction, b=true, out[0]=j3, out[1]=j2, out[2]=j1,
34
                               out[3]=d3, out[4]=d2, out[5]=d1,
35
                                out[6]=c6, out[7]=c5, out[8]=c4,
36
37
                               out[9]=c3, out[10]=c2, out[11]=c1,
                               out[12]=aBit, out[15]=aOrC);
38
39
        Not(in=a0rC, out=aInstruction);
40
41
        // If instruction[15] = 0 then we're processing an address, otherwise
        // We're processing a C-instruction. Store the result as an input to A
42
43
        Mux16(a=instruction, b=aluOut, sel=aOrC, out=aInput);
        // If instruction[15] = 0 or d1(instruction[5])=1 then we know A is a destination (loadA=1).
44
        Mux(a=true, b=d1, sel=a0rC, out=loadA);
45
46
        // Load the aInput into the A register if loadA=1 \,
        ARegister(in=aInput, load=loadA, out=aOut);
47
48
49
        // If instruction[15] (is_C_Instruction)=1 and d3=1 we will be writing to M
50
        And(a=a0rC, b=d3, out=writeM);
51
        // If we are performing any one of the ALU operations we send the instruction
52
53
        // To the extended ALU we designed
        // If bits 13 and 14 are 1 then we know we'll be behaving like the book CPU
54
        // And ALU.
        And(a=instruction[14], b=instruction[13], out=bookCPU);
56
57
        // If we are processing an A-instruction, then x*y will not be performed
58
        // (alu_instruction[7]=1 --> the ALU will not perform x*y)
59
```

```
60
         // Otherwise, refer to instruction[13] to decide
         Mux(a=instruction[13], b=true, sel=aInstruction, out=instBit7);
61
62
         // If we behave like the book CPU or we have an A-Instruction, then the ExtendALU
 63
         // Chip should either perform x*y or behave like the book ALU (depending on the previous (7th bit))
64
         Or(a=bookCPU, b=aInstruction, out=instBit8);
65
66
         // Use the A-bit to decide whether the A or M register value is sent to the ALU
67
68
         Mux16(a=aOut, b=inM, sel=aBit, out=sendToALU);
69
         // Finally we send the D register data and the A/M register data to the ALU
70
71
         // With the appropriate instructions
72
         ExtendAlu(x=dOutput, y=sendToALU, instruction[8]=instBit8,
          instruction[7]=instBit7, instruction[6]=false,
73
74
           instruction[0..5]=instruction[6..11], out=aluOut, zr=zr, ng=ng);
75
76
         // The ALU has finished running, do we store the result in D?
77
         And(a=a0rC, b=d2, out=loadD);
         // If true, store the ALU output in D
78
79
         DRegister(in=aluOut, load=loadD, out=dOutput);
80
         // Here we deal with all the jump cases in order to decide what
81
         \ensuremath{\text{//}} PC needs to do.
82
83
         //Not Zero?
84
85
         Not(in=zr, out=nzr);
         // Non-negative (JGE)?
86
87
         Not(in=ng, out=nng);
         // Not zero and non-negative (positive GT)?
88
89
         And(a=nzr, b=nng, out=pos);
90
         // j1 + negative = JLT
         And(a=j1, b=ng, out=JLT);
91
92
         // j2 + equaltozero = JEQ
93
         And(a=j2, b=zr, out=JEQ);
         // j3 + positive = JGT
94
95
         And(a=j3, b=pos, out=JGT);
         // JLT || JEQ = JLE
96
         Or(a=JLT, b=JEQ, out=JLE);
97
         // JLE || JGT = JMP unconditional
         Or(a=JLE, b=JGT, out=JMP);
99
100
         // C-Instruction + JMP = we will jump
         And(a=a0rC, b=JMP, out=isJump);
101
102
103
         //OUTPUTS
         // Output value of M
104
         And16(a=aluOut, b=true, out=outM);
105
106
         // Output address of M
         And16(a=aOut, b=true, out[0..14]=addressM);
107
108
         // Send A (register value or jump address) + jump bit to pc
         PC(in=aOut, load=isJump, inc=true, reset=reset, out[0..14]=pc);
109
110
```

6 ExtendAlu.hdl

```
CHIP ExtendAlu{
1
2
         IN x[16],y[16],instruction[9];
         OUT out[16],zr,ng;
3
4
5
         // First we'll calculate each result seperately and then
6
         // We'll use a custom 3-way Mux to decide which one is the output
8
         // First we'll multiply
9
10
         Mul(a=x, b=y, out=mulOut);
11
         // Now we'll calculate the 4 possible shifts and use a 4-way Mux to
12
         // Determine which one we may have been instructed to calculate
         ShiftLeft(in=x, out=xLeft);
14
15
         ShiftRight(in=x, out=xRight);
         ShiftLeft(in=y, out=yLeft);
16
         ShiftRight(in=y, out=yRight);
17
18
19
         // If instruction[4]=0 we shift Y, otherwise X. if instruction[5]=0 we
         // Shift right, otherwise left.
20
21
         // After this operation, if the instruction is a shift, shiftOut will
         // Contain the correct shift output
22
23
         Mux4Way16(a=yRight, b=xRight, c=yLeft, d=xLeft, sel=instruction[4..5],
24
          out=shiftOut);
25
26
         //Calculate the ALU output
27
         ALU(x=x, y=y, zx=instruction[5], nx=instruction[4], zy=instruction[3],
          ny=instruction[2], f=instruction[1], no=instruction[0], out=aluOut,
28
29
           zr=aluZr, ng=aluNg);
30
         // Here we determine whether we were instructed to calculate
31
         // alu, mul or shift
         Mux3Way16(a=mulOut, b=shiftOut, c=aluOut, sel=instruction[7..8],
33
34
         out[15]=ng, out=tmpOut, out=out);
35
         // If there is a non-zero bit in tmpOut, then zr=false
36
37
         Or16Way(in=tmpOut, out=notZr);
         Not(in=notZr, out=zr);
38
    }
39
```

7 Memory.hdl

```
// This file is part of www.nand2tetris.org
    // and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
    // File name: projects/05/Memory.hdl
6
     * The complete address space of the Hack computer's memory,
     * including RAM and memory-mapped I/O.
8
9
     \boldsymbol{\ast} The chip facilitates read and write operations, as follows:
           Read: out(t) = Memory[address(t)](t)
10
           Write: if load(t-1) then Memory[address(t-1)](t) = in(t-1)
11
     * In words: the chip always outputs the value stored at the memory
12
     * location specified by address. If load==1, the in value is loaded
13
14
     * into the memory location specified by address. This value becomes
15
     * available through the out output from the next time step onward.
     * Address space rules:
16
17
     \boldsymbol{\ast} Only the upper 16K+8K+1 words of the Memory chip are used.
     * Access to address>0x6000 is invalid. Access to any address in
18
     * the range 0x4000-0x5FFF results in accessing the screen memory
19
     * map. Access to address 0x6000 results in accessing the keyboard
20
     * memory map. The behavior in these addresses is described in the
21
22
     * Screen and Keyboard chip specifications given in the book.
23
24
25
    CHIP Memory {
26
         IN in[16], load, address[15];
         OUT out[16];
27
28
29
30
         // if address[14] == 1 (address is eq/bg than 16384) then handle Screen
         // otherwise handle RAM16K
31
         DMux(in=load, sel=address[14], a=RAMbit, b=SCRbit);
32
33
        RAM16K(in=in, load=RAMbit, address=address[0..13], out=RAMout);
         Screen(in=in, load=SCRbit, address=address[0..12], out=SCRout);
34
         Kevboard(out=KBDout):
35
         // if address[13..14] == 00 or 01 then we've handled RAM16K
36
         // if address[13..14] == 10 then we've handled Screen
37
         // if address[13..14] == 11 then we've handled Keyboard (11000000000000)
38
         Mux4Way16(a=RAMout, b=RAMout, c=SCRout, d=KBDout, sel=address[13..14], out=out);
39
    }
40
```

8 Mux3Way16.hdl

```
/**
 2
     * Custom 3-way 16-bit multiplexor chip:
      * out = a if sel == 10 or 00 (mul)

* b if sel == 01 (shift)
 3
 5
               c if sel == 11 (alu)
 6
    CHIP Mux3Way16 {
    IN a[16], b[16], c[16], sel[2];
 9
10
          OUT out[16];
11
12
          {\tt Mux16} (a=b, b=c, sel=sel[1], out=b0rC);
13
          Mux16 (a=a, b=b0rC, sel=sel[0], out=out);
14
15
```

9 Or16Way.hdl

```
/**
      * 16-way or gate: out = in[0] or in[1] or ... or in[15].

* Based on the Or8Way chip which was also built in project 1
 2
 3
     CHIP Or16Way {
    IN in[16];
 5
 6
          OUT out;
 8
 9
          PARTS:
10
          Or8Way(in=in[0..7], out=half1);
11
          Or8Way(in=in[8..15], out=half2);
12
13
           // in[0..7] or in[8..15]
14
15
          Or(a=half1, b=half2, out=out);
16
17 }
```