

# Contents

1	Basic Test Results	2
2	README	3
3	CPU.hdl	4
4	Computer.hdl	6
5	CpuMul.hdl	7
6	ExtendAlu.hdl	9
7	Memory.hdl	10
8	Mux3Way16.hdl	11
9	Or16Way.hdl	12

# 1 Basic Test Results

```
1 ***** TEST START *****
2
3     preparing sub.tar
4 dos2unix: converting file /tmp/bodek.L6reHy/nand2tet/Project05/eliavsd/presubmission/testdir/stud/sub.tar/README to Unix for
5     checking sub.tar
6 CPU passed
7 Memory passed
8 CpuMul passed
9 ExtendAlu passed
10 Computer passed
11 Computer passed
12 Computer passed
13
14 ***** TEST END *****
```

## 2 README

```
1  eliavsd,avikor13
2  =====
3  Eliav Shames, ID 317390268, eliavsd@cs.huji.ac.il
4  Avi Korzec, ID 305088106, avikor13@cs.huji.ac.il
5  =====
6
7          Project 5 - Computer Architecture
8          -----
9
10
11 Submitted Files
12 -----
13 README - This file.
14 Memory.hdl - The chip that simulates the memory in the hack machine
15 CPU.hdl - The chip that simulates the CPU in the hack machine
16 Computer.hdl - The chip that simulates the hack machines topmost chip
17 ExtendAlu.hdl - An extension of the ALU that supports additional operations
18 CpuMul.hdl - This chip is an extension of the book CPU by using the extended ALU
19
20
21 Additional Files
22 -----
23
24 A 3-way multiplexor was created to allow the ExtendALU chip to disregard
25 instruction[8] if instruction[7] is zero.
26
27 In addition, an Or16Way chip was built, based on the Or8Way chip designed
28 in project 1 to allow us to easily compare a 16-bit input to zero.
```

## 3 CPU.hdl

```
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/05/CPU.hdl
5
6 /**
7  * The Hack CPU (Central Processing unit), consisting of an ALU,
8  * two registers named A and D, and a program counter named PC.
9  * The CPU is designed to fetch and execute instructions written in
10 * the Hack machine language. In particular, functions as follows:
11 * Executes the inputted instruction according to the Hack machine
12 * language specification. The D and A in the language specification
13 * refer to CPU-resident registers, while M refers to the external
14 * memory location addressed by A, i.e. to Memory[A]. The inM input
15 * holds the value of this location. If the current instruction needs
16 * to write a value to M, the value is placed in outM, the address
17 * of the target location is placed in the addressM output, and the
18 * writeM control bit is asserted. (When writeM==0, any value may
19 * appear in outM). The outM and writeM outputs are combinational:
20 * they are affected instantaneously by the execution of the current
21 * instruction. The addressM and pc outputs are clocked: although they
22 * are affected by the execution of the current instruction, they commit
23 * to their new values only in the next time step. If reset==1 then the
24 * CPU jumps to address 0 (i.e. pc is set to 0 in next time step) rather
25 * than to the address resulting from executing the current instruction.
26 */
27
28 CHIP CPU {
29
30     IN  inM[16],          // M value input  (M = contents of RAM[A])
31         instruction[16], // Instruction for execution
32         reset;           // Signals whether to re-start the current
33                          // program (reset==1) or continue executing
34                          // the current program (reset==0).
35
36     OUT outM[16],         // M value output
37         writeM,           // Write to M?
38         addressM[15],     // Address in data memory (of M)
39         pc[15];           // address of next instruction
40
41     PARTS:
42         // if instruction[15] == 0 then a-instruction (e.g, 0vvv...v)
43         // need to load the instruction to the A Register, therefore Priority(aInst) > Priority(ALUout)
44         Not(in=instruction[15], out=aInst);
45         Mux16(a=ALUout, b=instruction, sel=aInst, out=ALUxorAinst);
46         // Even if not ab a-instruction, we still want to write to ARegister if a c-instruction needs to
47         Or(a=aInst, b=instruction[5], out=loadA);
48         ARegister(in=ALUxorAinst, load=loadA, out=Aout, out[0..14]=addressM);
49
50         // otherwise c-instruction (e.g, 111ac1c2c3c4c5c6d1d2d3j1j2j3)
51         // ALU - What to compute? (Inputs) Where to store output? (Writing) What to do next? (Jumping)
52         //   ALU - Inputs: D Register, M/A Register, control bits
53         //   ALU - Inputs: D Register
54         And(a=instruction[15], b=instruction[4], out=writeToD);
55         DRegister(in=ALUout, load=writeToD, out=Dout);
56
57         //   ALU - Inputs: M or A Register. Deciding using the a-bit.
58         And(a=instruction[15], b=instruction[12], out=aBit);
59         Mux16(a=Aout, b=inM, sel=aBit, out=AxorMout);
```

```

60
61 // ALU Computing: using c1 to c6 bits.
62 ALU(x=Dout, y=AxorMout, zx=instruction[11], nx=instruction[10], zy=instruction[9],
63     ny=instruction[8], f=instruction[7], no=instruction[6], zr=zr, ng=ng, out=outM, out=ALUout);
64
65 // Jumping (instruction[0..2]): 000 - no jump, 001 - JGT, 010 - JEQ, 011 - JGE, 100 - JLT,
66 //     101 - JNE, 110 - JLE, 111 - JMP. Controlled using d1 to d3 and zr, ng.
67 And(a=instruction[15], b=instruction[0], out=JGT);
68 And(a=instruction[15], b=instruction[1], out=JEQ);
69 And(a=instruction[15], b=instruction[2], out=JLT);
70 Not(in=ng, out=pos);
71 Not(in=zr, out=notZR);
72 And(a=pos, b=notZR, out=res1);
73 And(a=JGT, b=res1, out=res2);
74 And(a=JEQ, b=zr, out=res3);
75 And(a=JLT, b=ng, out=res4);
76 Or(a=res2, b=res3, out=res5);
77 Or(a=res4, b=res5, out=JMP);
78
79 // if its a c-instruction and instruction[3] == 1 then write to M
80 And(a=instruction[15], b=instruction[3], out=writeM);
81
82 // PC handling.
83 PC(in=Aout, inc=true, load=JMP, reset=reset, out[0..14]=pc);
84 }

```

## 4 Computer.hdl

```
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/05/Computer.hdl
5
6 /**
7  * The HACK computer, including CPU, ROM and RAM.
8  * When reset is 0, the program stored in the computer's ROM executes.
9  * When reset is 1, the execution of the program restarts.
10 * Thus, to start a program's execution, reset must be pushed "up" (1)
11 * and "down" (0). From this point onward the user is at the mercy of
12 * the software. In particular, depending on the program's code, the
13 * screen may show some output and the user may be able to interact
14 * with the computer via the keyboard.
15 */
16
17 CHIP Computer {
18
19     IN reset;
20
21     PARTS:
22         ROM32K(address=pc, out=inst);
23         Memory(in=ValToStore, load=bool, address=addr, out=data);
24         CPU(inM=data, instruction=inst, reset=reset, outM=ValToStore, writeM=bool, addressM=addr, pc=pc);
25 }
```

## 5 CpuMul.hdl

```

1  /**
2  * This chip is an extension of the book CPU by using the extended ALU.
3  * More specifically if instruction[15]==0 or (instruction[14] and instruction[13] equals 1)
4  * the CpuMul behave exactly as the book CPU.
5  * While if it is C instruction and instruction[13] == 0 the output will be D*A/M
6  * (according to instruction[12]).
7  * Moreover, if it is c instruction and instruction[14] == 0 it will behave as follows:
8  *
9  * instruction: | 12 | 11 | 10 |
10 * -----
11 * shift left D | 0 | 1 | 1 |
12 * shift left A | 0 | 1 | 0 |
13 * shift left M | 1 | 1 | 0 |
14 * shift right D | 0 | 0 | 1 |
15 * shift right A | 0 | 0 | 0 |
16 * shift right M | 1 | 0 | 0 |
17 */
18
19 CHIP CpuMul{
20
21     IN  inM[16],          // M value input  (M = contents of RAM[A])
22         instruction[16], // Instruction for execution
23         reset;           // Signals whether to re-start the current
24                           // program (reset=1) or continue executing
25                           // the current program (reset=0).
26
27     OUT outM[16],         // M value output
28         writeM,           // Write into M?
29         addressM[15],     // Address in data memory (of M)
30         pc[15];           // address of next instruction
31
32     PARTS:
33     // Extract the different bits from the instruction code
34     And16(a=instruction, b=true, out[0]=j3, out[1]=j2, out[2]=j1,
35          out[3]=d3, out[4]=d2, out[5]=d1,
36          out[6]=c6, out[7]=c5, out[8]=c4,
37          out[9]=c3, out[10]=c2, out[11]=c1,
38          out[12]=aBit, out[15]=aOrC);
39
40     Not(in=aOrC, out=aInstruction);
41     // If instruction[15] = 0 then we're processing an address, otherwise
42     // We're processing a C-instruction. Store the result as an input to A
43     Mux16(a=instruction, b=aluOut, sel=aOrC, out=aInput);
44     // If instruction[15] = 0 or d1(instruction[5])=1 then we know A is a destination (loadA=1).
45     Mux(a=true, b=d1, sel=aOrC, out=loadA);
46     // Load the aInput into the A register if loadA=1
47     ARegister(in=aInput, load=loadA, out=aOut);
48
49     // If instruction[15] (is_C_Instruction)=1 and d3=1 we will be writing to M
50     And(a=aOrC, b=d3, out=writeM);
51
52     // If we are performing any one of the ALU operations we send the instruction
53     // To the extended ALU we designed
54     // If bits 13 and 14 are 1 then we know we'll be behaving like the book CPU
55     // And ALU.
56     And(a=instruction[14], b=instruction[13], out=bookCPU);
57
58     // If we are processing an A-instruction, then x*y will not be performed
59     // (alu_instruction[7]=1 --> the ALU will not perform x*y)

```

```

60 // Otherwise, refer to instruction[13] to decide
61 Mux(a=instruction[13], b=true, sel=aInstruction, out=instBit7);
62
63 // If we behave like the book CPU or we have an A-Instruction, then the ExtendALU
64 // Chip should either perform x*y or behave like the book ALU (depending on the previous (7th bit))
65 Or(a=bookCPU, b=aInstruction, out=instBit8);
66
67 // Use the A-bit to decide whether the A or M register value is sent to the ALU
68 Mux16(a=aOut, b=inM, sel=aBit, out=sendToALU);
69
70 // Finally we send the D register data and the A/M register data to the ALU
71 // With the appropriate instructions
72 ExtendAlu(x=dOutput, y=sendToALU, instruction[8]=instBit8,
73 instruction[7]=instBit7, instruction[6]=false,
74 instruction[0..5]=instruction[6..11], out=aluOut, zr=zr, ng=ng);
75
76 // The ALU has finished running, do we store the result in D?
77 And(a=aOrC, b=d2, out=loadD);
78 // If true, store the ALU output in D
79 DRegister(in=aluOut, load=loadD, out=dOutput);
80
81 // Here we deal with all the jump cases in order to decide what
82 // PC needs to do.
83
84 //Not Zero?
85 Not(in=zr, out=nzr);
86 // Non-negative (JGE)?
87 Not(in=ng, out=nng);
88 // Not zero and non-negative (positive GT)?
89 And(a=nzr, b=nng, out=pos);
90 // j1 + negative = JLT
91 And(a=j1, b=ng, out=JLT);
92 // j2 + equaltozero = JEQ
93 And(a=j2, b=zr, out=JEQ);
94 // j3 + positive = JGT
95 And(a=j3, b=pos, out=JGT);
96 // JLT || JEQ = JLE
97 Or(a=JLT, b=JEQ, out=JLE);
98 // JLE || JGT = JMP unconditional
99 Or(a=JLE, b=JGT, out=JMP);
100 // C-Instruction + JMP = we will jump
101 And(a=aOrC, b=JMP, out=isJump);
102
103 //OUTPUTS
104 // Output value of M
105 And16(a=aluOut, b=true, out=outM);
106 // Output address of M
107 And16(a=aOut, b=true, out[0..14]=addressM);
108 // Send A (register value or jump address) + jump bit to pc
109 PC(in=aOut, load=isJump, inc=true, reset=reset, out[0..14]=pc);
110 }

```



## 6 ExtendAlu.hdl

```
1  CHIP ExtendAlu{
2      IN x[16],y[16],instruction[9];
3      OUT out[16],zr,ng;
4
5      PARTS:
6          // First we'll calculate each result seperately and then
7          // We'll use a custom 3-way Mux to decide which one is the output
8
9          // First we'll multiply
10         Mul(a=x, b=y, out=mulOut);
11
12         // Now we'll calculate the 4 possible shifts and use a 4-way Mux to
13         // Determine which one we may have been instructed to calculate
14         ShiftLeft(in=x, out=xLeft);
15         ShiftRight(in=x, out=xRight);
16         ShiftLeft(in=y, out=yLeft);
17         ShiftRight(in=y, out=yRight);
18
19         // If instruction[4]=0 we shift Y, otherwise X. if instruction[5]=0 we
20         // Shift right, otherwise left.
21         // After this operation, if the instruction is a shift, shiftOut will
22         // Contain the correct shift output
23         Mux4Way16(a=yRight, b=xRight, c=yLeft, d=xLeft, sel=instruction[4..5],
24             out=shiftOut);
25
26         //Calculate the ALU output
27         ALU(x=x, y=y, zx=instruction[5], nx=instruction[4], zy=instruction[3],
28             ny=instruction[2], f=instruction[1], no=instruction[0], out=aluOut,
29             zr=aluZr, ng=aluNg);
30
31         // Here we determine whether we were instructed to calculate
32         // alu,mul or shift
33         Mux3Way16(a=mulOut, b=shiftOut, c=aluOut, sel=instruction[7..8],
34             out[15]=ng, out=tmpOut, out=out);
35
36         // If there is a non-zero bit in tmpOut, then zr=false
37         Or16Way(in=tmpOut, out=notZr);
38         Not(in=notZr, out=zr);
39 }
```

## 7 Memory.hdl

```
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/05/Memory.hdl
5
6 /**
7  * The complete address space of the Hack computer's memory,
8  * including RAM and memory-mapped I/O.
9  * The chip facilitates read and write operations, as follows:
10  *   Read: out(t) = Memory[address(t)](t)
11  *   Write: if load(t-1) then Memory[address(t-1)](t) = in(t-1)
12  * In words: the chip always outputs the value stored at the memory
13  * location specified by address. If load==1, the in value is loaded
14  * into the memory location specified by address. This value becomes
15  * available through the out output from the next time step onward.
16  * Address space rules:
17  * Only the upper 16K+8K+1 words of the Memory chip are used.
18  * Access to address>0x6000 is invalid. Access to any address in
19  * the range 0x4000-0x5FFF results in accessing the screen memory
20  * map. Access to address 0x6000 results in accessing the keyboard
21  * memory map. The behavior in these addresses is described in the
22  * Screen and Keyboard chip specifications given in the book.
23  */
24
25 CHIP Memory {
26     IN in[16], load, address[15];
27     OUT out[16];
28
29     PARTS:
30         // if address[14] == 1 (address is eq/bg than 16384) then handle Screen
31         // otherwise handle RAM16K
32         DMux(in=load, sel=address[14], a=RAMbit, b=SCRbit);
33         RAM16K(in=in, load=RAMbit, address=address[0..13], out=RAMout);
34         Screen(in=in, load=SCRbit, address=address[0..12], out=SCRout);
35         Keyboard(out=KBDout);
36         // if address[13..14] == 00 or 01 then we've handled RAM16K
37         // if address[13..14] == 10 then we've handled Screen
38         // if address[13..14] == 11 then we've handled Keyboard (1100000000000000)
39         Mux4Way16(a=RAMout, b=RAMout, c=SCRout, d=KBDout, sel=address[13..14], out=out);
40 }
```

## 8 Mux3Way16.hdl

```
1  /**
2   * Custom 3-way 16-bit multiplexor chip:
3   * out = a if sel == 10 or 00 (mul)
4   *      b if sel == 01 (shift)
5   *      c if sel == 11 (alu)
6   */
7
8  CHIP Mux3Way16 {
9      IN a[16], b[16], c[16], sel[2];
10     OUT out[16];
11
12     PARTS:
13     Mux16 (a=b, b=c, sel=sel[1], out=bOrC);
14     Mux16 (a=a, b=bOrC, sel=sel[0], out=out);
15 }
```

## 9 Or16Way.hdl

```
1  /**
2   * 16-way or gate: out = in[0] or in[1] or ... or in[15].
3   * Based on the Or8Way chip which was also built in project 1
4   */
5  CHIP Or16Way {
6      IN in[16];
7      OUT out;
8
9      PARTS:
10
11      Or8Way(in=in[0..7], out=half1);
12      Or8Way(in=in[8..15], out=half2);
13
14      // in[0..7] or in[8..15]
15      Or(a=half1, b=half2, out=out);
16
17 }
```