Current 574 - brute7 (1024, 1, 1)x(256, 1, 1) 53.34 us 47,985 0 - NVIDIA	A GeForce RT	X 3060 Laptop GPU 899.35 Mhz [2152] gpu_crack.exe	
Summary Details Source Context Comments Raw Session	-	Compare Tools View Expor	rt 📜 🗏
▶ GPU Speed Of Light Throughput		GPU Throughput Chart	Ω
High-level overview of the throughput for compute and memory resources of the GPU. For each unit, the through individual sub-metric of Compute and Memory to clearly identify the highest contributor. High-level overview of		s the achieved percentage of utilization with respect to the theoretical maximum. Breakdowns show the throughput on for compute and memory resources of the GPU presented as a roofline chart.	for each
Compute (SM) Throughput [%] Memory Throughput [%]	50.48 52.00	Duration [us] Elapsed Cycles [cycle]	53.34 47,985
L1/TEX Cache Throughput [%]	81.41	SM Active Cycles [cycle] 45	2,646.70
L2 Cache Throughput [%] DRAM Throughput [%]	47.93 52.00		899.35 6.98
Latency Issue  This kernel exhibits low compute throughput and memory bandwidth utilization relatively typically indicate latency issues. Look at Scheduler Statistics and Warp State Statistics		ak performance of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak cential reasons.	•
typically indicate latericy issues. Look at <u>Pochedular statistics</u> and <u>Print state stati</u>	ion por	ential reasons.	
Roofline Analysis  The ratio of peak float (fp32) to double (fp64) performance on this device is 64:1.  Guide for more details on roofline analysis.	. The kernel a	chieved 0% of this device's fp32 peak performance and 0% of its fp64 peak performance. See the <b>Wernel Profilin</b>	
▶ PM Sampling			Ω
Timeline view of PM metrics sampled periodically over the workload duration. Data is collected across multiple	e passes. Us	e this section to understand how workload behavior changes over its runtime.	
Maximum Sampling Interval [us]  Maximum Buffer Size [Mbytes]	1	# Pass Groups Dropped Samples [sample]	2
➤ Compute Workload Analysis			Ω
Detailed analysis of the compute resources of the streaming multiprocessors (SM), including the achieved inst	tructions per	clock (IPC) and the utilization of each available pipeline. Pipelines with very high utilization might limit the overall	
performance.  Executed Ipc Elapsed [inst/cycle]	1.61	SM Busy [%]	51.58
Executed Ipc Active [inst/cycle] Issued Ipc Active [inst/cycle]	1.65 1.66	Issue Slots Busy [%]	41.53
		different instructions. It executes integer and logic operations. It is well-utilized, but should not be a bottleneck.	
Memory Workload Analysis			- Ω
Detailed analysis of the memory resources of the GPU. Memory can become a limiting factor for the overall ke		ance when fully utilizing the involved hardware units (Mem Busy), exhausting the available communication bandwic	
between those units (Max Bandwidth), or by reaching the maximum throughput of issuing memory instructions  Memory Throughput [Gbyte/s]		s Busy). Detailed chart of the memory units. Detailed tables with data for each memory unit.    Mem Busy [%]	47.93
L1/TEX Hit Rate [%] L2 Hit Rate [%]	67.41	Max Bandwidth [%] Mem Pipes Busy [%]	52.00 37.29
L2 Compression Success Rate [%]		L2 Compression Ratio	0
L1TEX Global Load Access Pattern  The memory access pattern for global loads from L1TEX might be caused by a stride between threads. Check the Source Cou		nal. On average, only 12.0 of the 32 bytes transmitted per sector are utilized by each thread. This could possibly n for uncoalesced global loads.	0
L1TEX Global Store Access Pattern  The memory access pattern for global stores to L1TEX might n caused by a stride between threads. Check the Source Counter		al. On average, only 8.0 of the 32 bytes transmitted per sector are utilized by each thread. This could possibly be or uncoalesced global stores.	•
Zuc opacuap. Crisco	000		
L1TEX Local Load Access Pattern The memory access pattern for local loads from L1TEX might no caused by a stride between threads. Check the Source Counter		l. On average, only 0.7 of the 32 bytes transmitted per sector are utilized by each thread. This could possibly be runcoalesced local loads.	•
L1TEX Local Store Access Pattern The memory access pattern for local stores to L1TEX might not caused by a stride between threads. Check the Source Counter		On average, only 0.5 of the 32 bytes transmitted per sector are utilized by each thread. This could possibly be r uncoalesced local stores.	0
Scheduler Statistics  Summary of the activity of the schedulers issuing instructions. Each scheduler maintains a pool of warps that it.	it can issue i	nstructions for. The upper bound of warps in the pool (Theoretical Warps) is limited by the launch configuration. On	Ω n everv
	not stalled (I	Eligible Warps) are ready to issue their next instruction. From the set of eligible warps the scheduler selects a single	
Active Warps Per Scheduler [warp]		No Eligible [%]	59.59
Eligible Warps Per Scheduler [warp] Issued Warp Per Scheduler	0.40	One or More Eligible [%]	40.41
		ach scheduler only issues an instruction every 2.5 cycles. This might leave hardware resources underutilized and	•
eligible per cycle. Eligible warps are the subset of active warps that are	ready to iss	uler, this kernel allocates an average of 11.32 active warps per scheduler, but only an average of 1.50 warps were ue their next instruction. Every cycle with no eligible warp results in no instruction being issued and the issue slot alances due to highly different execution durations per warp. Reducing stalls indicated on the Warp State	
Statistics and ▶ Source Counters sections can help, too.			
▶ Warp State Statistics			Ω
		ess or inability to issue its next instruction. The warp cycles per instruction define the latency between two consecusions the average number of cycles spent in that state per issued instruction. Stalls are not always impacting the c	
performance nor are they completely avoidable. Only focus on stall reasons if the schedulers fail to issue every Warp Cycles Per Issued Instruction [cycle]	y cycle. When		31.11
Warp Cycles Per Executed Instruction [cycle]		Avg. Not Predicated Off Threads Per Warp	30.57
		board dependency on a L1TEX (local, global, surface, texture) operation. Find the instruction producing the data EX data accesses verify the memory access patterns are optimal for the target architecture, attempt to increase	•
		uration. Consider moving frequently used data to shared memory. This stall type represents about 34.9% of the	
Warp Stall Check the <u>▶ Warp Stall Sampling (All Samples)</u> table for the top stall locations in your source.	urce based o	n sampling data. The the Kernel Profiling Guide provides more details on each stall reason.	
▶ Instruction Statistics			۵
		equency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pi ructions/Opcode' and 'Executed Instructions' are measured differently and can diverge if cycles are spent in system	
Executed Instructions [inst] Issued Instructions [inst]			7,543.24 7,710.99
► NVLink Topology			Ω
NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput.			
► NVLink Tables			Ω
Detailed tables with properties for each NVLink.			
NUMA Affinity Non-uniform memory access (NUMA) affinities based on compute and memory distances for all GPUs.			Ω
Launch Statistics			Ω
Summary of the configuration used to launch the kernel. The launch configuration defines the size of the kerne	el grid, the div	rision of the grid into blocks, and the GPU resources needed to execute the kernel. Choosing an efficient launch	
configuration maximizes device utilization.  Grid Size	1,024	Function Cache Configuration CachePre	eferNone
Registers Per Thread [register/thread] Block Size		Static Shared Memory Per Block [byte/block]  Dynamic Shared Memory Per Block [byte/block]	0
Threads [thread] Waves Per SM	262,144	Driver Shared Memory Per Block [Kbyte/block] Shared Memory Configuration Size [Kbyte]	1.02 8.19
Uses Green Context		# SMs [SM]	30
▶ Occupancy			<b>Β</b> Ω
occupancy does not always result in higher performance, however, low occupancy always reduces the ability to		. Another way to view occupancy is the percentage of the hardware's ability to process warps that is actively in use, ies, resulting in overall performance degradation. Large discrepancies between the theoretical and the achieved occ	
during execution typically indicates highly imbalanced workloads.  Theoretical Occupancy [%]	100	Block Limit Registers [block]	6
Theoretical Active Warps per SM [warp] Achieved Occupancy [%]		Block Limit Shared Mem [block] Block Limit Warps [block]	8
Achieved Occupancy [/s] Achieved Active Warps Per SM [warp]		Block Limit Walps [block]  Block Limit SM [block]	16
▶ GPU and Memory Workload Distribution			Ω
Analysis of workload distribution in active cycles of SM, SMP, SMSP, L1 & L2 caches, and DRAM  Average SM Active Cycles [cycle]	42 646 70	Average L1 Active Cycles [cycle] 45	2,646.70
Average L2 Active Cycles [cycle]	36,744.67	Average SMSP Active Cycles [cycle] 43	3,828.82
Average DRAM Active Cycles [cycle] Total L1 Elapsed Cycles [cycle]	191,272 1,307,310	Total L2 Elapsed Cycles [cycle]	,307,310 ,103,592
Total SMSP Elapsed Cycles [cycle]			,235,392
L2 Slices Workload Imbalance One or more L2 Slices have a much higher number of active cycles to value is 2.95% below the average.	nan the aver	age number of active cycles. Maximum instance value is 9.95% above the average, while the minimum instance	0
▶ Source Counters			Ω
Source metrics, including branch efficiency and sampled warp stall reasons. Warp Stall Sampling metrics are p	periodically s	ampled over the kernel runtime. They indicate when warps were stalled and couldn't be scheduled. See the docume	
for a description of all stall reasons. Only focus on stalls if the schedulers fail to issue every cycle.  Branch Instructions [inst]	85,530	Branch Efficiency [%]	95.99
Branch Instructions Ratio [%]	0.04	Avg. Divergent Branches	19.08

Follow the *rules outputs* to get guidance on how to navigate through the report and quickly discover performance bottlenecks in this kernel.

You could also disable <u>individual sections</u> to focus on selected performance aspects and make profiling faster.

Result

Size

Time Cycles GPU

SM Frequency Process

Attributes