1. KANONİK İFADE

F = B'D' + A'BD + AD' + A'BC'

2. GRUPLANDIRMALAR

Gruplar: (m0, m4, m12, m8), (m0, m8, m2, m10), (m5, m7), (m12, m8, m14, m10), (m4, m5).

3. MAXTERMLER

F = PRODUCT(M1, M3, M6, M9, M11, M13, M15)

4. POS GÖSTERİMİ

F = (A + B + C + D')(A + B + C' + D')(A + B' + C' + D)(A' + B' + C + D')(A' + B' + C' + D')(A' + B + C + D')(A' + B + C' + D')

5. MINTERMLER

f= SUM (m0, m2, m4, m5, m7, m8, m10, m12, m14)

6. SOP GÖSTERİMİ

F = A'B'C'D' + A'BC'D' + ABC'D' + AB'C'D' + A'BC'D + A'B'CD' + ABCD' + AB'CD'

7. MODÜL KODLARI

a. Expression Modülü

```
module exp (x_e,a,b,c,d);
input a,b,c,d;
output x_e;
wire not_a,not_b,not_c,not_d;
wire w_1,w_2,w_3,w_4;
not(not_a,a);
not(not_b,b);
not(not_c,c);
not(not_d,d);
and(w_1,not_b,not_d);
and(w_2,not_a,b,d);
and(w_3,a,not_d);
and(w_4,not_a,b,not_c);
or(x_e,w_1,w_2,w_3,w_4);
endmodule
```

b. SOP Modülü

```
module sop(x_out,a,b,c,d);
input a,b,c,d;
output x_out;
wire w_1,w_2,w_3,w_4,w_5,w_6,w_7,w_8,w_9;
wire not_a,not_b,not_c,not_d;
not (not_a, a);
not (not_b, b);
not (not_c, c);
not (not_d, d);
and(w_1, not_a,not_b,not_c,not_d);
and(w_2, not_a,b,not_c,not_d);
and(w_3, a,b,not_c,not_d);
and(w_4, a,not_b,not_c,not_d);
and(w_5, not_a,b,not_c,d);
and(w_6, not_a,b,c,d);
and(w_7, not_a,not_b,c,not_d);
and(w_8, a,b,c,not_d);
and(w_9, a,not_b,c,not_d);
or (x_out, w_1, w_2, w_3, w_4, w_5, w_6, w_7, w_8, w_9);
endmodule
```


c. POS Modülü

```
module pos(x_out,a,b,c,d);
input a,b,c,d;
output x_out;
wire w_1,w_2,w_3,w_4,w_5,w_6,w_7;
wire not_a,not_b,not_c,not_d;
not (not_a, a);
not (not_b, b);
not (not_c, c);
not (not_d, d);
or(w_1,a,b,c,not_d);
or(w_2,a,b,not_c,not_d);
or(w_3,a,not_b,not_c,d);
or(w_4,not_a,not_b,c,not_d);
or(w_5,not_a,not_b,not_c,not_d);
or(w_6,not_a,b,c,not_d);
or(w_7,not_a,b,not_c,not_d);
and(x_{out}, w_{1}, w_{2}, w_{3}, w_{4}, w_{5}, w_{6}, w_{7});
endmodule
```

d. Testbench

module tb();			a=1'b1;
reg a,b,c,d;	a=1'b0;		b=1'b0;
wire x_e, x_s,x_p;	b=1'b1;		c=1'b1;
$\exp \exp 1(x_e, a, b, c, d);$	c=1'b0;		d=1'b1;
$sop sop1(x_s, a, b, c, d);$	d=1'b1;		,
pos pos1(x_p, a, b, c, d);	,		#100
initial	#100		
begin			a=1'b1;
#100	a=1'b0;		b=1'b1;
	b=1'b1;		c=1'b0;
a=1'b0;	c=1'b1;		d=1'b0;
b=1'b0;	d=1'b0;		u 100,
c=1'b0;	a 100,		#100
d=1'b0;	#100		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
u =100,	"100		a=1'b1;
#100	a=1'b0;		b=1'b1;
1100	b=1'b1;		c=1'b0;
a=1'b0;	c=1'b1;		d=1'b1;
b=1'b0;	d=1'b1;		u=1 01,
c=1'b0;	u=1 01,		#100
d=1'b1;	#100		π100
u=1 01,	#100		a=1'b1;
#100	a=1'b1;		b=1'b1;
#100	b=1'b0;		c=1'b1;
o_1"b0;	c=1'b0;		
a=1'b0; b=1'b0;	d=1'b0;		d=1'b0;
	d=1 00,		#100
c=1'b1;	#100		#100
d=1'b0;	#100		a 15.1.
#100	2 1%1.		a=1'b1;
#100	a=1'b1;		b=1'b1;
- 19-O-	b=1'b0;		c=1'b1;
a=1'b0;	c=1'b0;		d=1'b1;
b=1'b0;	d=1'b1;	end	
c=1'b1;	W100	endmodule	
d=1'b1;	#100		
W100	111.1		
#100	a=1'b1;		
111.0	b=1'b0;		
a=1'b0;	c=1'b1;		
b=1'b1;	d=1'b0;		
c=1'b0;	W100		
d=1'b0;	#100		
#100			
	•	•	

8. MODELSİM SİMÜLASYONU



Farklı giriş kombinasyonları için çıkışlar aynı sinyalleri vermektedir.