

CSE 371 Lab 2 Report

Elijah Melton, 2164822

Ankith Tunuguntla, 2234509

Design Procedure


Block diagram for Task 3 (including task2)

Below is our top level diagram for task 3, which also contains our task 2 module. This module takes in inputs from hardware including the write address, reset signal, write enable, data in, , toggle, and clock. Each of these are controlled by peripherals (e.g. SW, KEY). Furthermore, it outputs the read address, write address, data out, and data in to the HEX displays.

It uses a clock divider to control the read address, counting up one by one from 0-32 on each clock div edge.

The toggle is used to control both the write enable signals to our two ram modules, and to demultiplex the data output from our two ram modules. When toggle is high, ram is active, and conversely when toggle is low, ram32x3port2 is active. The data output is fed into seg7 modules, and then that output is hooked up to HEX0. Similarly, data in is put through a seg7 module and fed into HEX1, and the same for the read address and write address to HEX 2, 3 and 4, 5 respectively. Notably, we need to split the read and write addresses into 10s place and ones places using /10 and %10 so the overall address is displayed correctly on the HEX displays.

Lastly, we need to make sure we can only write to one ram module at a time. To do this, the write enable signal is anded with toggle and ~toggle for ram and ram32x3port2 resp so they are only write enabled when they are active.




Results

Task 1 (ram32x3)

Implementation Details

In task 1 we implemented a wrapper for the ip ram module generated by Quartus. This was a fairly simple module to implement, since it basically only needed registers in front of the inputs, and everything else was a direct wrapper for the ip ram. These registers can introduce an extra clock cycle of delay before reads/writes, but otherwise have no effect. This is nice for metastability, so that inputs are synchronized with the clock cycle.

Simulation



This test bench also contains assertions to make sure the values can be read again at the end of the test. All assertions pass.

Task 2 (ram)

Implementation Details

`ram` was very similar to `task1`, with the only difference being we needed to manage the memory ourselves. We used the same register scheme, but instead of passing inputs/outputs directly into another module, we instead used the following:

```
logic [2:0] memory_array [0:31];
// ...
always_ff @(posedge clk) begin
    if (write_reg) begin
```

```


        memory_array[address_reg] <= data_reg;
    end

    DataOut <= memory_array[address_reg];
end


```

Simulation

I tested `ram` with the same test bench. The simulation and output appeared identical, with the one exception being there is no default initialized value, and DataIn doesn't overwrite DataOut, so DataOut is undefined before it is written. All assertions pass as well.



Task 2 (DE1_SoC)



Task 3 (DE1_SoC_task3)

Implementation Details

For the combined task 2 and 3, we used a clock divider for the read address counter

To prevent writes to both rams, we conditioned write enable on the toggle signal

```
assign toggle = SW[9]; // SW9 to toggle between dual and single port RAM

// ...

// Single-port RAM (task2)
ram ram_task2_inst (
    .Address(ram_address), // Use the selected address
    .DataIn(data_in),
    .Write(write & ~toggle),
```

```

        .clk(clk),
        .DataOut(data_out2)
    );

    // Dual-port RAM (task3)
    ram32x3port2 ram_task3_inst (
        .clock(clk),
        .data(data_in),
        .rdaddress(r_address), // Read port always uses counter address
        .wraddress(w_address), // Write port always uses switch address
        .wren(write & toggle),
        .q(data_out3)
    );

```

Otherwise, both rams are constantly reading values, but the actual data_out value is muxed by our `toggle` variable. To handle both reads and writes for our single port ram, we muxed the `w_address` and `r_address` depending on whether `write` was enabled.

```


// select address for single-port RAM
assign ram_address = write ? w_address : r_address;

// Select which RAM's output to display based on toggle switch
assign data_out = toggle ? data_out3 : data_out2;


```

Simulation

First I start by writing all of the task2 memory to have the value addr % 2:



This continues on for a while, until I write all addresses. Then, I read back all the addresses from said ram to make sure it was saved:



As expected, all values match $\text{addr} \% 2$

Lastly, I reset, toggle to switch to the other ram, and read all the cells in the two-port ram:




This also continues on for a while. Comparing the values read from the dual port ram, we can


see we read the expected values (counting up from 0-7, then down from 7-0).


Addr	+0	+1	+2	+3	+4	+5	+6	+7	ASCII
0	0	1	2	3	4	5	6	7
8	7	6	5	4	3	2	1	0
16	0	2	4	6	5	3	1	0
24	0	1	3	5	7	6	4	2

Lastly, I test writing to the dual port ram by writing every address with $\sim(\text{addr} \% 2)$



And then read every address back. Note that this is the opposite scheme of the one used for the ram from task2, so we'd expect them to always be eachother's complement. As you can see below, this holds true, meaning writing to both ram modules works, and writes don't overwrite eachother.





Experience Report

Feedback

This lab was more challenging than the last, but still manageable. One piece of feedback is that I was a little unclear initially that we were supposed to use the counter for reading from both the dual port and single port ram in task3. At first I thought we were also supposed to switch all the hardware mappings to match task2 exactly for the single port ram.

Significant Issues

None to speak of

Tips/Tricks

- Design before you implement!
- Always reset at the start of your test benches so sequential logic has a chance to initialize

Time Spent

~13 hours