

Elj Sobylah
A00314177

8-Dec-2014
Digital Logic: Assn 8

Problem set:
Chapter 8: 1-10

1) Instruction Set Architecture

Registers that are visible;
Acc, Out, and PC

2) RTA

The components are;

PC, Inc, Anx, Mar, Mdr, Dmx, Acc, Out, Sub

Yes, the RTA includes the
FSM

3) There are (4) four RT state
transitions for each SAM
instruction

4) The Dr is loaded, always,
in RTA state t_2 .

5) The Hlt instruction is and-ed (1)
together with the clock. When the
Hlt instruction is executed it
actually just disconnects the
clock from the machine. The clock
continues to run.

6) because the Op Codes for
Prog SAM are 4 bits (1
nibble) Prog means we can
have; 0000

⋮

1111

8 total Op Codes
15

7) ISA at SAM.V2

Word size: one byte (8 bits)

Memory: 32 bytes

<u>Instruction</u>	<u>Format</u>	<u>Meaning</u>
Lda M		

10) The logic expression I used in my SAM for the Jaz instruction was:

$$PC = G_3 \text{ (MPV (Jaz) \& Acc \& zero)}$$

That added the condition necessary for the Jaz instruction to perform a jump when the Acc is all zeroes.