
Abhi Rangarajan uxs876

8-Bit RCA

							1,000.000 ns
Name	Value	0.000 ns		200.000 ns	 400.000 ns	600.000 ns	800.000 ns
> W A[7:0]	b3	58	89	33		p3	
> W B[7:0]	7c	19	d9	3c		7c	
¹ Cin	0						
> W Sum[7:0]	2f	71	63	70		2f	
⊌ out	Z						
™ Cout	1						

3x8 Decoder



Lab-2.v

```
`timescale 1ns/1ps
module Full_Adder( A, B, Cin, Sum, Cout );
 input A, B, Cin;
 output Sum, Cout;
 assign Sum = (A ^ B) ^ Cin;
 assign Cout = ((A ^ B) && Cin)||(A & B);
endmodule
module RCA_4b( A, B, Cin, Sum, Cout );
 input [3:0] A, B;
  input Cin;
  output [3:0] Sum;
  output Cout;
  wire [2:0] Carry;
  Full_Adder adder1( A[0], B[0], Cin, Sum[0], Carry[0]);
  Full_Adder adder2(A[1], B[1], Carry[0], Sum[1], Carry[1]);
  Full_Adder adder3( A[2], B[2], Carry[1], Sum[2], Carry[2]);
  Full_Adder adder4( A[3], B[3], Carry[2], Sum[3], Cout);
```

endmodule

endmodule

```
module RCA_8b( A, B, Cin, Sum, Cout );
 input [7:0] A, B;
 input Cin;
  output [7:0] Sum;
  output Cout;
  wire Carry;
  RCA_4b rca1(A[3:0], B[3:0], Cin, Sum[3:0], Carry);
  RCA_4b rca2(A[7:4], B[7:4], Carry, Sum[7:4], Cout);
endmodule
module Decoder3x8(In, Out);
  input [2:0] In;
 output [7:0] Out;
 reg [7:0] Out;
  always @(In) begin
    Out <= (1'b1 << In);
  end
```

Lab-2_tb.v

```
`timescale 1ns/1ps
module Lab2_tb();
       Decoder3x8 decoder();
       RCA_8b rca();
endmodule
module Decoder3x8_tb ();
 reg [2:0] In;
  wire [7:0] Out;
 Decoder3x8 uut(In, Out);
 integer i;
  initial begin
   In = 3'b0;
    for (i = 0; i < 8; i = i + 1) begin
      ln = ln + 1;
    end
  end
```

B = 8'b11011001;

```
endmodule
module RCA_8b_tb();
 reg [7:0] A, B;
 reg Cin;
 wire [7:0] Sum;
 wire out;
 RCA_8b uut( A, B, Cin, Sum, Cout );
 initial begin
   // Test 1
   Cin = 1'b0;
   A = 8'b01011000;
   B = 8'b00011001;
   $monitor( "A: %b\nB: %b\nCin: %b\n\nSum: %b\nCout: %b\n\n-----\n", A, B,
Cin, Sum, Cout );
   #100;
   // Test 2
   Cin = 1'b1;
   A = 8'b01100011;
```

```
$monitor( "A: %b\nB: %b\nCin: %b\n\nSum: %b\nCout: %b\n\n-----\n", A, B,
Cin, Sum, Cout);
   #100;
   // Test 3
   Cin= 1'b1;
   A = 8'b00110011;
   B = 8'b00111100;
   $monitor( "A: %b\nB: %b\nCin: %b\n\nSum: %b\nCout: %b\n\n-----\n", A, B,
Cin, Sum, Cout );
   #100;
   // Test 4
   Cin=1'b0;
   A = 8'b10110011;
   B = 8'b01111100;
   $monitor( "A: %b\nB: %b\nCin: %b\n\nSum: %b\nCout: %b\n\n-----\n", A, B,
Cin, Sum, Cout);
 end
endmodule
// module Full_Adder_tb();
// reg A, B, Cin;
// wire Sum, Cout;
```

```
// Full_Adder uut( A, B, Cin, Sum, Cout );
// integer i;
// initial begin
//
     A = 1'b0;
//
      B = 1'b0;
//
      Cin = 1'b0;
//
      for (i = 0; i < 7; i = i + 1) begin
//
       #100;
//
       {A, B, Cin} = {A, B, Cin} + 1;
//
      end
// end
// endmodule
// module RCA_tb();
// reg [3:0] A, B;
// reg Cin;
// wire [3:0] Sum;
// wire Cout;
// RCA_4b uut(A, B, Cin, Sum, Cout);
```

Abhi Rangarajan uxs876

// endmodule

```
// integer i;
// initial begin

// #100

// A = 4'b000;
// B = 4'b000;

// Cin = 1'b0;

// for (i = 0; i < ((2 ** 9) - 1); i = i + 1) begin

// {A, B, Cin} = {A, B, Cin} + 1;

// end

// end</pre>
```