ELL-201

Table 20 Monday Batch

SHAKTI SINGH

2022MT11986

VISHAL BAGHEL AYUSH RAJ

2022MT61302

PPEIITMSSOF

Objection

Experiment 7/ Lab Project

Aim: - To simulate a Synchronous 4-bit Gray-lode Counter

Procedure:

Knowing the properties of a S-R Latch - We oreated touth tables and observage maps and deduced logic of Sn and Rn in terms of ghafor n=0,1,2,3. Then we wrote the verilog code in the Quarter Software and simulated it on the CPLD module

The module sr-flip-flop is the instantiation for a SR Flip Flop. The always block has the condition for set and Seset. The other two conditions are not defined Since one of them will be memory state which need not be defined and the other one is invalid and won't occur in our cass.


The module grount is the instantiation for the grey Code counter. It uses 4 SR Flip flops, and the values of S&R are derived using Kmaps. It's a Synchronous counter, eo all of them are connected to the same clock


Observations: The Output pins 24,25,26,27 were connected to go, g1, g2, g3 respectively, and the observation was noted in the table. Experiment 7 / Lab Pagent Min: To simulate a Synchronous 4-62 (pay-lade lanch

```
module gcount(input gclock, output g0, output g1,output g2, output g3);
    sr_flip_flop sr0(~(g1^g2^g3),g1^g2^g3,gclock,g0);
    sr_flip_flop sr1((g0)&(~(g2^g3)),g0&(g2^g3),gclock,g1);
    sr_flip_flop sr2((~g0)&(g1)&(~g3),(~g0)&(g1)&(g3),gclock,g2);
    sr_flip_flop sr3((~g0)&(~g1)&(g2),(~g0)&(~g1)&(~g2),gclock,g3);
endmodule
module sr_flip_flop( input s, input r, input srclk, output reg srQ);
    always@(posedge srclk)
        begin
            if(s && (~r))
            srQ<=1;
            else if((~s) && r)
            srQ<=0;
        end
```


endmodule


 $d_1 = 9.90 + 90929$ + 909293





m'_{ij}			200		
S3 S2 S1 S0.	R ₃	K ₂	RI		
0 0 0 0 1 0 0 1 X	X	\times ,	X.	.0	
0 0 1 X	X	X	0	0	į.
	X	× × × ×	0	10	1
0 1 X 0	· . X	O :	O	X	
o x x x 1	X	6	0	0	•
\circ \times \circ \circ \circ \times	× ×	0		0	
o x on o	× ×	0	\times	t	· h
X O C	0	0	\times	×	Ş.
XIXO	0	. 0	·X	0	Col
XXXXXXX		00	, X,	0	Ö
	Ċ	C) 0	X 0.0,	Ö
X , X , X , 0,		1/10	<i>'</i>	0	
X O X. O.	\Box	1	0	X	
X O X	0	×		0	
XOOOX		\times	0 1 ×	O	
X 0 0 0	0		X	. 1	
X 0 0 0		×	X	X	





Observation Table

	. 10 000		
Led 4(27)	Led 3 (26)	Led 2 (25)	Led 1 (Rin 24)
23	22	21	20
0	0.	0	7 0
<u> </u>	0.	0	
O S			
0		1	0
	200 (4.) M.		O Land
	1000000		
0.			
		O	$\begin{array}{c c} \times & \circ & \circ & \circ \\ \times & \circ & \circ & \circ \end{array}$
+ 21/223+	8 - 11 - 2		9=9-9212+90
+ 95093	27292		P . D . S L . D . =
= 1 6 6 C de	A for R2		0 2 10 1
01111	0'		N X X W 1 N 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
	× × 0		
	0000		0 0 0 0
$\langle y \rangle \times$	1/2/20		01000 111001
219	010-07		, Re 908, 80
	5 - A .		

