

Name: Ningyuan Zhang

Section: A

Date: 2/21/2017


Instructor: Akhilesh Tyagi

Lab-5

1). One's Complimenter

The code was included in file onescomplimenter_eightbit.vhd


The wave form for the one's complimenter:



2). Two-Input Multiplexer


The code was included in file eightbit_ttomux.vhd

The wave form of the ttomux is:





3) Full Adder

In this part, I failed to create VHDL file by my block diagram. I finished my Diagram and compiled it successfully, and did created the VHDL. the block diagram was named `full_adder_8_bit.bdf`, and the vhd file was named `full_adder_8_bit.vhd`. but when I tried to simulate with modelsim, the vhd file got error when compiling the file:



due to this problem, I used my own vhdl-only based file that I created which was named eight_fulladder.vhd and generated a block named eight_fulladder.bsf.

the tests of the program with waveforms:



and the multi tests of waveforms:

