4/26/21

2. what is the one tical maximum conditional Jumps? of 1-0.556 2.25 is the the one tie al maximum speedup ALU instructions make 5 cycles, what to the (0.25 xa) + (0.30 x10) + (0.15 x4) +(0.30 × 1.5) = average up: 4. Suppose the architecture above If there are no stall's, what is the new CPI? is cottenss = 1.1375 cycles per instruction instructions

stalls, and impo cause what is actual pipelined (3×.30)+(1.2×0.25)+(2×0.15) = 1.8 cpi e. Describe two OU design techniques that exploit instruction twel parallelism to give or awareg VLIW (very long instruction word) all instructions one executed at the same time without checking for dependicies, since the compiler generated them with nespect to the data dependencies Superscalar: extract ILP at run time from legacy code, and execute instructions on parallel on multiple pipelines / functional wits

evel cache cache l'excherugisters doud stores memory fast +0 40 access access

rich used early circuit-based DRAM and o time between, needed to access me faster than the c

set associative. How 32K - 128 = 27 Jets 7 bits for index Give set number and replacement policy is to discord oldest block in the set? index offset 0 x 5fff 03.2 = . 00,001/100/11/1000/10, 0 x 5ff1 0 3f7 = 000000001,11110011 0 x 5 fff 0 3 alo = , 40000000, 1111 0111 Q x 5 f 1 f 5 100 = 0,1010001,0000 0000 0 × 0000000 1=, 0100000001,000000001 HILLIN compains 0000 CON 1111 2111

and take more than one 3. Assuming there are 1.8 memor tenences per instruction instruction-or the cache is layely, the miss ine is 10 my cust and the iso rate is 1%. what is the per instruction? access 8+[1+ (.01×10) =12.9 average ande memory access time