
Computer Architecture Final Report

組員: 林楷崴 b08505039 工海四 / 劉旻鑫 b08505049 工海四

CPU Architecture



```
assign rs1 = mem_rdata_I[19:15];
assign rs2 = mem_rdata_I[24:20];
assign rd = mem_rdata_I[11:7];
          .clk(clk),
.rst_n(rst_n),
          .wen(regWrite),
.a1(rs1),
.a2(rs2),
          .aw(rd),
.d(rd_data),
           .q1(rs1_data),
          .in_imm(mem_rdata_I),
.out_imm(Immediate));
 Control c1(
    .OpCode(mem_rdata_I[6:0]),
    .Branch_w(Branch),
    .MemRead_w(MemRead),
    .MemtoReg_w(MemtoReg),
          .ALUOp_w(ALUOp),
.MemWrite_w(MemWrite),
          .RegWrite_w(regWrite),
.ALUSrc_w(ALUSrc),
.Jump_w(Jump));
          .ALUOpt(ALUOp),
.Funct({mem_rdata_I[30],mem_rdata_I[14:12]}),
.ALUCtrl(ALUCntrol),
            .MD(mem_rdata_I[25]));
         .rst_n(rst_n),
.in1(ALU_in1),
.in2(ALU_in2),
          .ALUCtrol(ALUCntrol),
          .out(ALU_out),
.Fuct({mem_rdata_I[30],mem_rdata_I[14:12]}),
           .zero_o(ALU_zero),
.ready_o(ALU_ready));
assign rd_data = ((Jump) ? PC_nxt_4 : ((MemtoReg) ? mem_rdata_D : ALU_out));
assign PC_nxt_4 = (PC + 32'd4);
assign PC_nxt_imm = (PC + (Immediate << 1));
assign ALU_in1 = ((mem_rdata_I[6:0] == 7'b0010111) ? PC : rs1_data);
assign ALU_in2 = (ALUSrc ? Immediate : rs2_data);</pre>
```

We use several submodules in CHIP.v to build our CPU architecture.

reg_file handles the registers.


ImmdiateGeneration handles the immediate expansion from instruction to 32-bit immediate.

Control handles key control signals by determining different types of instructions.

ALUControl handles how ALU operates based on Function3 and ALUOp.

ALU handles all operations between ALU_in1 and ALU_in2. Besides, dealing with Branch operations and generating Zero if B-type instructions are satisfied.

Data Path of Instructions (jal, jalr, auipc)



jal : store address of (PC+4) to rd { (if Jump == 1) rd_data = PC_nxt_4 } ()
and PC jump to (PC+imm*2) { (if Jump && mem_rdata_I[3] == 1) PC_nxt = PC_nxt_imm }

jalr: store address of (PC+4) to rd { (if Jump == 1) rd_data = PC_nxt_4 }
and PC jump to (rs1+imm) { (if Jump&&~mem_rdata_I[3] == 1) PC_nxt = ALU_out }

auipc: store address of (PC+imm) to rd { (if auipc occur) ALU_in1 = PC }

Handle multi-cycle instruction (mul)

118

//==== Combinational Part ========

```
always @(*)
       Standard:
           if((ALUCntrol == 4'b0011) || (ALUCntrol == 4'b0100))
               state_nxt = MulDiv;
               PC_nxt <= PC;
               state nxt = state;
               PC nxt <= (Jump && mem rdata I[3])? PC nxt imm : ((Jump && ~mem rdata I[3]) ? ALU out : ((Branch && ALU zero) ? PC nxt imm : PC nxt 4));
        MulDiv :
        begin
            if(ALU_ready)
            begin
               state nxt = Standard:
               PC_nxt <= (Jump && mem_rdata_I[3])? PC_nxt_imm : ((Jump && ~mem_rdata_I[3]) ? ALU_out : ((Branch && ALU_zero) ? PC_nxt_imm : PC_nxt_4));
               state_nxt = state;
               PC_nxt <= PC;
           state_nxt = state;
           PC_nxt <= PC;
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
       PC <= 32'h00400000; // Do not modify this value!!!
       state <= Standard;
    else begin
       PC <= PC nxt:
       state <= state_nxt;</pre>
```

We use two states to tackle multi-cycle tasks. There are Standard and MulDiv. Standard state is the general state. CPU remains at this state until it gets the instructions of mul or div. At this state, PC_nxt will vary from the received instructions, which means CPU will keep running the following instructions. However, when CPU gets mul or div instructions, it will change to MulDiv state. It will stick to this state until ALU_ready is true, which means the multi-cycle task is done. At this state, PC_nxt will remain at this current PC until the mul or div instruction is finished. PC won't change until the multi-cycle task is done and then the state will go back to Standard and keep on running the following instructions.

Total simulation time

Leaf : a = 3, b = 9, c = 5, d = 17

Perm : n = 8, r = 5

```
*******************

* Congratulations !! * (('-__-'))

* You pass this test!! * /|| ||\
* ***************************

Simulation complete via $finish(1) at time 1715 NS + 0

./Final_tb.v:182 $finish;
```

Bonus: n=11

Observation:

We observe that leaf takes the least time to finish the task because it has the fewest instructions and there is no MUL instruction(multi-cycle task), which would take 32 cycles. As for perm and bonus, although perm has fewer instructions than bonus, it still takes more time than bonus because the instructions of perm contain MUL, which takes much more time to be completed than the other instructions. (We don't use MUL in bonus)

From the above observation, we realize that it takes much more time with instructions like MUL (takes more cycles), even though it takes only one instruction and allows us to reduce the usage of instruction memory. Overall, It demonstrates the trade-off between memory and time.

Register table:

```
design_vision> read_verilog CHIP.v
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
Loading link library 'gtech'
Loading verilog file '/home/raid7_2/userb08/b8505049/CA_final/CHIP.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/raid7_2/userb08/b8505049/CA_final/CHIP.v
Statistics for case statements in always block at line 120 in file
               /home/raid7_2/userb08/b8505049/CA_final/CHIP.v'
                    Line
                                                  full/ parallel
                    122
                                                     auto/auto
Inferred memory devices in process
in routine CHIP line 158 in file
'/home/raid7_2/userb08/b8505049/CA_final/CHIP.v'.
        Register Name
                                           Type
                                                         | Width | Bus |
                                                                                  MB
                                                                                          AR |
                                                                                                   AS |
                                                                                                           SR |
                                                                                                                   SS | ST
              PC reg
                                        Flip-flop
                                                              31
                                                                                                                            N
             PC_reg
                                        Flip-flop
                                                                          N
                                                                                   N
                                                                                                           N
                                                                                           N
                                                                                                                    N
                                                                                                                            N
                                                                                           Υ
            state reg
                                        Flip-flop
                                                               3
                                                                                   N
                                                                                                   N
                                                                                                           N
                                                                                                                    N
                                                                                                                            N
Statistics for case statements in always block at line 183 in file '/home/raid7_2/userb08/b8505049/CA_final/CHIP.v'
                                                  full/ parallel
                    Line
                    184
                                                     auto/auto
```

Statist		atements in always block at line 222 in file /userb08/b8505049/CA_final/CHIP.v'
 	Line	======================================
 	223	
Statist		atements in always block at line 258 in file /userb08/b8505049/CA_final/CHIP.v'
	Line	full/ parallel
 	259 261 271	auto/auto auto/auto auto/auto auto/auto
tatist		atements in always block at line 326 in file /userb08/b8505049/CA_final/CHIP.v' ====================================
	327 342	Tutty paratiet ====================================
larning Iarning		======================================
inferre		s in process _file line 378 in file 7raid7_2/userb08/b8505049/CA_final/CHIP.v'.
Re	======= gister Name	Type Width Bus MB AR AS SR SS ST
	mem_reg mem_reg	======================================

```
Statistics for MUX_OPs
                          | Inputs | Outputs | # sel inputs |
  block name/line
     reg_file/370
reg_file/371
                               32
32
                                           32
32
                                                             5
 warning: /home/raid7_2/userb08/b8505049/CA_final/CHIP.v:425: signed to unsigned assignment occurs. (VER-318)
Statistics for case statements in always block at line 430 in file
'/home/raid7_2/userb08/b8505049/CA_final/CHIP.v'
                                     | full/ parallel |
                Line
                432
437
                                           auto/auto
auto/auto
Statistics for case statements in always block at line 490 in file '/home/raid7_2/userb08/b8505049/CA_final/CHIP.v'
                                     | full/ parallel |
                                           auto/auto
Statistics for case statements in always block at line 508 in file '/home/raid7_2/userb08/b8505049/CA_final/CHIP.v'
                Line
                                     | full/ parallel |
                510
                                           auto/auto
Statistics for case statements in always block at line 536 in file
'/home/raid7_2/userb08/b8505049/CA_final/CHIP.v'
                                     | full/ parallel |
                538
                                           auto/auto
```

<pre>Inferred memory devices in process in routine mulDiv line 567 in file '/home/raid7_2/userb08/b8505049/CA_final/CHIP.v'.</pre>													
l	Register Name	Type	Width	Bus	MB	AR	I	AS	SR	I	SS	S	Г
 	shreg_reg alu_in_reg state_reg counter_reg	Flip-flop Flip-flop Flip-flop Flip-flop	32 3	Y Y Y	N N N N	Y Y Y	İ	N N N N	N N N N	į.	N N N N	N N N N	
Presto compilation completed successfully. Current design is now '/home/raid7_2/userb08/b8505049/CA_final/CHIP.db:CHIP' Loaded 7 designs. Current design is 'CHIP'. CHIP ImmdiateGeneration Control ALUControl ALU reg_file mulDiv													

Distribution table:

林楷崴 b08505039	劉旻鑫 b08505049					
CPU architecture	Code debugging					
Code debugging	RISC-V code for bonus					
Report	Report					