


Computer Architecture Final Report

組員：林楷崴 b08505039 工海四 / 劉旻鑫 b08505049 工海四

CPU Architecture



```
CHIPv
63 assign rs1 = mem_rdata_I[19:15];
64 assign rs2 = mem_rdata_I[24:20];
65 assign rd = mem_rdata_I[11:7];
66 //==== Submodule Connection =====
67 // Do not modify this part!!!
68 reg_file reg0(
69     .clk(clk),
70     .rst_n(rst_n),
71     .wen(regWrite),
72     .a1(rs1),
73     .a2(rs2),
74     .aw(rd),
75     .d(rd_data),
76     .q1(rs1_data),
77     .q2(rs2_data));
78 //-----
79 // Todo: other submodules
80 ImmediateGeneration i1(
81     .in_imm(mem_rdata_I),
82     .out_imm(Immediate));
83 Control c1(
84     .OpCode(mem_rdata_I[6:0]),
85     .Branch_w(Branch),
86     .MemRead_w(MemRead),
87     .MemtoReg_w(MemtoReg),
88     .ALUOp_w(ALUOp),
89     .MemWrite_w(MemWrite),
90     .RegWrite_w(regWrite),
91     .ALUSrc_w(ALUSrc),
92     .Jump_w(Jump));
93 ALUControl a1(
94     .ALUOp(ALUOp),
95     .Funct(mem_rdata_I[30], mem_rdata_I[14:12]),
96     .ALUCtrl(ALUCtrl),
97     .MD(mem_rdata_I[25]);
98 ALU alu1(
99     .clk(clk),
100     .rst_n(rst_n),
101     .in1(ALU_in1),
102     .in2(ALU_in2),
103     .ALUCtrl(ALUCtrl),
104     .out(ALU_out),
105     .Fuct(mem_rdata_I[30], mem_rdata_I[14:12]),
106     .zero_o(ALU_zero),
107     .ready_o(ALU_ready));
108 assign rd_data = ((Jump) ? PC_nxt_4 : ((MemtoReg) ? mem_rdata_D : ALU_out));
109 assign PC_nxt_4 = (PC + 32'd4);
110 assign PC_nxt_imm = (PC + (Immediate << 1));
111 assign ALU_in1 = ((mem_rdata_I[6:0] == 7'b0010111) ? PC : rs1_data);
112 assign ALU_in2 = (ALUSrc ? Immediate : rs2_data);
```

We use several submodules in CHIP.v to build our CPU architecture.

reg_file handles the registers.


ImmediateGeneration handles the immediate expansion from instruction to 32-bit immediate.

Control handles key control signals by determining different types of instructions.

ALUControl handles how ALU operates based on Function3 and ALUOp.

ALU handles all operations between ALU_in1 and ALU_in2. Besides, dealing with Branch operations and generating Zero if B-type instructions are satisfied.

Data Path of Instructions (jal, jalr, auipc)



jal : store address of (PC+4) to rd { (if Jump == 1) rd_data = PC_next_4 } ①
 and PC jump to (PC+imm*2) { (if Jump && mem_rdata_l[3] == 1) PC_next = PC_next_imm } ②

jalr : store address of (PC+4) to rd { (if Jump == 1) rd_data = PC_next_4 } ①
 and PC jump to (rs1+imm) {(if Jump&&~mem_rdata_l[3] == 1) PC_next = ALU_out } ③

auipc : store address of (PC+imm) to rd { (if auipc occur) ALU_in1 = PC } ④

Handle multi-cycle instruction (mul)

```
118 //==== Combinational Part =====
119 // Todo: any combinational/sequential circuit
120 always @(*)
121 begin
122     case(state)
123     Standard:
124         begin
125             if((ALUCntrol == 4'b0011) || (ALUCntrol == 4'b0100))
126                 begin
127                     state_nxt = MulDiv;
128                     PC_nxt <= PC;
129                 end
130             else
131                 begin
132                     state_nxt = state;
133                     PC_nxt <= (Jump && mem_rdata_I[3]) ? PC_nxt_imm : ((Jump && ~mem_rdata_I[3]) ? ALU_out : ((Branch && ALU_zero) ? PC_nxt_imm : PC_nxt_4));
134                 end
135             end
136     MulDiv :
137         begin
138             if(ALU_ready)
139                 begin
140                     state_nxt = Standard;
141                     PC_nxt <= (Jump && mem_rdata_I[3]) ? PC_nxt_imm : ((Jump && ~mem_rdata_I[3]) ? ALU_out : ((Branch && ALU_zero) ? PC_nxt_imm : PC_nxt_4));
142                 end
143             else
144                 begin
145                     state_nxt = state;
146                     PC_nxt <= PC;
147                 end
148             end
149     default :
150         begin
151             state_nxt = state;
152             PC_nxt <= PC;
153         end
154     endcase
155 end
156
157 //==== Sequential Part =====
158 always @(posedge clk or negedge rst_n) begin
159     if (!rst_n) begin
160         PC <= 32'h00400000; // Do not modify this value!!!
161         state <= Standard;
162     end
163     else begin
164         PC <= PC_nxt;
165         state <= state_nxt;
166     end
167 end
```

We use two states to tackle multi-cycle tasks. There are Standard and MulDiv. Standard state is the general state. CPU remains at this state until it gets the instructions of mul or div. At this state, PC_nxt will vary from the received instructions, which means CPU will keep running the following instructions. However, when CPU gets mul or div instructions, it will change to MulDiv state. It will stick to this state until ALU_ready is true, which means the multi-cycle task is done. At this state, PC_nxt will remain at this current PC until the mul or div instruction is finished. PC won't change until the multi-cycle task is done and then the state will go back to Standard and keep on running the following instructions.

Total simulation time

Leaf : a = 3, b = 9, c = 5, d = 17

```
-----  
START!!! Simulation Start .....  
-----  
  
*****  
*                                     *  
*   Congratulations !!               *  
*                                     *  
*   You pass this test!!             *  
*                                     *  
*****  
                                     *  
                                     *  
                                     *  
Simulation complete via $finish(1) at time 275 NS + 0  
./Final_tb.v:182                $finish;  
ncsim> exit
```

Perm : n = 8, r = 5

```
-----  
START!!! Simulation Start .....  
-----  
  
*****  
*                                     *  
*   Congratulations !!               *  
*                                     *  
*   You pass this test!!             *  
*                                     *  
*****  
                                     *  
                                     *  
                                     *  
Simulation complete via $finish(1) at time 1715 NS + 0  
./Final_tb.v:182                $finish;
```

Bonus : n=11

```
-----  
START!!! Simulation Start .....  
-----  
  
*****  
*                                     *  
*   Congratulations !!               *  
*                                     *  
*   You pass this test!!            *  
*                                     *  
*****  
                                     *  
Simulation complete via $finish(1) at time 865 NS + 0  
./Final_tb.v:194          $finish;  
main: quit
```

Observation :

We observe that leaf takes the least time to finish the task because it has the fewest instructions and there is no MUL instruction(multi-cycle task), which would take 32 cycles. As for perm and bonus, although perm has fewer instructions than bonus, it still takes more time than bonus because the instructions of perm contain MUL, which takes much more time to be completed than the other instructions. (We don't use MUL in bonus)

From the above observation, we realize that it takes much more time with instructions like MUL (takes more cycles), even though it takes only one instruction and allows us to reduce the usage of instruction memory. Overall, It demonstrates the trade-off between memory and time.

Register table:

```
design_vision> read_verilog CHIP.v
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
Loading link library 'gtech'
Loading verilog file '/home/raid7_2/userb08/b8505049/CA_final/CHIP.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/raid7_2/userb08/b8505049/CA_final/CHIP.v

Statistics for case statements in always block at line 120 in file
'/home/raid7_2/userb08/b8505049/CA_final/CHIP.v'
=====
|          Line          | full/ parallel |
=====
|          122          |    auto/auto   |
=====

Inferred memory devices in process
in routine CHIP line 158 in file
'/home/raid7_2/userb08/b8505049/CA_final/CHIP.v'.
=====
| Register Name | Type   | Width | Bus | MB | AR | AS | SR | SS | ST |
=====
|      PC_reg   | Flip-flop | 31    | Y   | N  | Y  | N  | N  | N  | N  |
|      PC_reg   | Flip-flop | 1      | N   | N  | N  | Y  | N  | N  | N  |
|      state_reg | Flip-flop | 3      | Y   | N  | Y  | N  | N  | N  | N  |
=====

Statistics for case statements in always block at line 183 in file
'/home/raid7_2/userb08/b8505049/CA_final/CHIP.v'
=====
|          Line          | full/ parallel |
=====
|          184          |    auto/auto   |
=====

Statistics for case statements in always block at line 222 in file
'/home/raid7_2/userb08/b8505049/CA_final/CHIP.v'
=====
|          Line          | full/ parallel |
=====
|          223          |    auto/auto   |
=====

Statistics for case statements in always block at line 258 in file
'/home/raid7_2/userb08/b8505049/CA_final/CHIP.v'
=====
|          Line          | full/ parallel |
=====
|          259          |    auto/auto   |
|          261          |    auto/auto   |
|          271          |    auto/auto   |
=====

Statistics for case statements in always block at line 326 in file
'/home/raid7_2/userb08/b8505049/CA_final/CHIP.v'
=====
|          Line          | full/ parallel |
=====
|          327          |    auto/auto   |
|          342          |    auto/auto   |
=====

Warning: /home/raid7_2/userb08/b8505049/CA_final/CHIP.v:375: signed to unsigned conversion occurs. (VER-318)
Warning: /home/raid7_2/userb08/b8505049/CA_final/CHIP.v:382: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
in routine reg file line 378 in file
'/home/raid7_2/userb08/b8505049/CA_final/CHIP.v'.
=====
| Register Name | Type   | Width | Bus | MB | AR | AS | SR | SS | ST |
=====
|      mem_reg  | Flip-flop | 994    | Y   | N  | Y  | N  | N  | N  | N  |
|      mem_reg  | Flip-flop | 30      | Y   | N  | N  | Y  | N  | N  | N  |
=====
```

```

Statistics for MUX_OPs
=====
| block name/line | Inputs | Outputs | # sel inputs |
=====
| reg_file/370   | 32    | 32      | 5            |
| reg_file/371   | 32    | 32      | 5            |
=====

Warning: /home/raid7_2/userb08/b8505049/CA_final/CHIP.v:425: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 430 in file
'/home/raid7_2/userb08/b8505049/CA_final/CHIP.v'
=====
| Line | full/ parallel |
=====
| 432  | auto/auto      |
| 437  | auto/auto      |
=====

Statistics for case statements in always block at line 490 in file
'/home/raid7_2/userb08/b8505049/CA_final/CHIP.v'
=====
| Line | full/ parallel |
=====
| 492  | auto/auto      |
=====

Statistics for case statements in always block at line 508 in file
'/home/raid7_2/userb08/b8505049/CA_final/CHIP.v'
=====
| Line | full/ parallel |
=====
| 510  | auto/auto      |
=====

Statistics for case statements in always block at line 536 in file
'/home/raid7_2/userb08/b8505049/CA_final/CHIP.v'
=====
| Line | full/ parallel |
=====
| 538  | auto/auto      |
=====

```

```

Inferred memory devices in process
in routine mulDiv line 567 in file
'/home/raid7_2/userb08/b8505049/CA_final/CHIP.v'.
=====
| Register Name | Type   | Width | Bus | MB | AR | AS | SR | SS | ST |
=====
| shreg_reg     | Flip-flop | 64    | Y   | N  | Y  | N  | N  | N  | N  |
| alu_in_reg    | Flip-flop | 32    | Y   | N  | Y  | N  | N  | N  | N  |
| state_reg     | Flip-flop | 3      | Y   | N  | Y  | N  | N  | N  | N  |
| counter_reg   | Flip-flop | 5      | Y   | N  | Y  | N  | N  | N  | N  |
=====

Presto compilation completed successfully.
Current design is now '/home/raid7_2/userb08/b8505049/CA_final/CHIP.db:CHIP'
Loaded 7 designs.
Current design is 'CHIP'.
CHIP ImmediateGeneration Control ALUControl ALU reg_file mulDiv

```

Distribution table:

林楷崑 b08505039	劉旻鑫 b08505049
CPU architecture	Code debugging
Code debugging	RISC-V code for bonus
Report	Report