



Formal Verification with Cadence Jasper

Hugh Lo

May. 2023



Formal Verification Introduction

What is Formal Verification?

Formal Verification

=

Mathematical analysis of behaviors in the **design state space**


- Checks **exhaustively** if a model meets a given spec
 - Model → synthesizable RTL
 - Spec → properties (**assertions, covers, and assumes**)
- Key differences between **simulation** and **formal**

	Simulation	Formal
Scope	Simulation can only detect bugs	Formal proves absence of bugs
Inputs	User creates given stimulus set	User specifies only illegal stimulus
Testbench	TB is a complicated wrapper around design	TB is a set of properties connected to design

Simulation : Input-Driven

DD/DVs create generators to drive stimulus and sensitize the design


DD/DVs create checkers to observe design and flag for errors



Formal Analysis : Spec-Driven

Initially formal will drive **all possible stimulus** through the design (**legal** and **illegal**)

DD/DV create **assertion/covers** to list the behaviors/specs **which wants to be verified**




Formal vs. Simulation on Design State Space

- State = Values of all registers/inputs
- Design State Space = The set of possible states of DUT
 - As cycle increases, the space grows very fast
- Simulation cannot check whole space by limited input stimulus
 - The purpose of constrained random is to achieve good diversity while exploring the space
- Formal checks whole space by it's mathematical intrinsicality
 - It's what the word “Exhaustive” means


Design State Space Exploration

- Failure States
- Simulation Uncovered States
- Simulation Touched States



Assertion / Cover Property

- Formal checks properties in design state space
 - Report when assert properties are violated
 - Report when cover properties are hit
- Formal check == Mathematically Prove == Exhaustively Search



✓ `cover (q2 ##2 o1)`


Waveform saved
in database

✗ `assert (o1 && o2 | => q1)`

Waveform saved
in database


Found scenario
that hits cover!

Found scenario
that violates
assertion!



Assume Property (Constraint)

- Not all input stimulus combinations are meaningful to us
- Assumes (Constraints) tell formal what is **legal**
 - Only scenarios where all assumptions are true will be considered
 - Formal analysis only applies on the **reduced design state space**






⚡ `cover (q2 ##2 o1)`

⚡ `assert (o1 && o2 | => q1)`

⚙ `assume (i1 | -> !i2)`


Found scenario
that violates assumption!



Discard this scenario
From search space





Reduced Design State Space

- Failure States
- Simulation Uncovered States
- Simulation Touched States







Proof Results

Assert : Proven Cover : Unreachable

	Type 	Bound
	Assert	Infinite
	Cover	Infinite





- Formal analyzed all reachable states
- Impossible to violate assertion
- Impossible to hit cover

Undetermined

	Type 	Bound
	Assert	7 -
	Cover	7 -

- Formal analyzed a subset of all reachable states
- Assertion does not fail in these states
- Cover is not hit in these states

Assert : CEX (Counter Example) Cover : Covered (Hit)

	Type 	Bound
	Assert	12
	Cover	49

- Formal found a state that hits a property
- Assertion failure
- Cover hit
- **Waveform (Trace) is available**

A Simple Example



Constraints

```
// a) If FIFO is full, then there shouldn't be any further writes
asm_no_write_when_full: assume property ((full |-> !write_en));

// b) If FIFO empty, then there shouldn't be any further reads
asm_no_read_when_empty: assume property ((empty |-> !read_en));
```

Assertions

```
// c) FIFO cannot have full and empty asserted at the same time
ast_no_full_and_empty: assert property (!(full && empty));

// d) FIFO must keep full asserted until a read occurs
ast_remain_full_until_read:...((full & !read_en) ==> full);

// e) FIFO must keep empty asserted until a write occurs
ast_remain_empty_until_write:...((empty & !write_en) ==> empty);
```

Control
inputs

Verify
DUT

A Simple Example

Formal Verification




Full Proof: Impossible to violate this assertion

Undetermined: No failure found in 157 cycles

Counterexample: Found 14-cycle failure

▼	Type	▼	Name	▼	Engine	▼	Bound
●	Assume		fifo.asm_no_write_when_full		?		
●	Assume		fifo.asm_no_read_when_empty		?		
✓	Assert		fifo.ast_no_full_and_empty		N (3)		Infinite
?	Assert		fifo.ast_remain_full_until_read		B		157 -
✗	Assert		fifo.ast_remain_empty_until_write		N		14

Assertion Failure




Strengths of Formal




- More comprehensive than simulation
 - Provides a definitive answer: “This assertion can never fail”
 - Exhaustively explore design states rather than randomly ‘stumbling’ into a bug
 - Breadth-first search can hit interesting states more efficiently



- Simpler debug than simulation
 - Shorter traces make debugging easier
 - Powerful root-cause analysis capabilities in Jasper (Visualize ‘Why’, Quiet-trace)



- Leads to higher quality
 - Find bugs from a different angle: breadth-first search (formal) vs. depth-first search (sim)
 - Often reveals corner case bugs that simulation would never catch
 - Ability to analyze coverage, including finding gaps in your Assertion checking



- Improves productivity and schedule
 - Jasper apps and methodologies can allow bugs to be exposed much sooner (even during design)
 - Time to find the ‘first real bug’ and ‘first corner case bug’ will be greatly reduced with formal
 - High level of re-use. Properties created can be used by other teams/methodologies

Challenges of Formal



- Requires a different mindset than simulation
 - Complexity issue
 - Overconstraint / Underconstraint
 - Bounded proof



- Metrics are just as important as simulation
 - Establish a set of coverage/sign-off goals that clearly map to your verification plan




- May require learning some formal techniques
 - Expressing SVA in a formal-friendly way
 - Choose suitable App for minimizing effort
 - Initialize DUT correctly
 - Reduction or Abstraction



Where can I learn more?

http://support.cadence.com/Jasper_apps



Your Local
Jasper AE



FREE Online training courses:

Formal Fundamentals and **Jasper Formal Expert** is just one of the many **FREE** online courses available to Cadence customers.

- Recorded classes with instructors
- Self-paced learning
- LABs and exercise resolution

Go to: <https://support.cadence.com/>

For Blended/Virtual courses, reach out to us at www.cadence.com/training > Contact Training



Introduction to SVA


Agenda

- Goal: Learn basics of SystemVerilog Assertions (SVA), focusing on usage for formal
- Topics
 - Guidelines for being successful with SVA
 - Using “glue logic” to build complex SVA checkers

What is SVA?

- SVA stands for System Verilog Assertion
- SVA is a language for expressing **properties**
 - Not only assertions, but covers and assumptions too!
 - Can be mixed with Verilog, SystemVerilog, and VHDL
- SVA was part of old SystemVerilog Accellera standard
- IEEE approved SystemVerilog as IEEE Std 1800-2005 on 11/09/2005
 - LRM can be downloaded from: <http://ieeexplore.ieee.org>

Formal Testbench



SVA Syntax

- SVA properties are embedded in Verilog or SystemVerilog code

Property Label: The user-defined name of the property. This name will be shown in the Property Table

`output_no_underflow: assert property (`

Verification Directive: Instructs the compiler that this property is an assertion, i.e. you expect the expression to be true at all times

Clocking: Defines when the property is evaluated or sampled. Optional

`@(posedge clk)`

`disable iff (!rstn)`

Disable Condition: When to ignore/abort evaluation of the property. Optional

`!(read && empty)`

`);`

Property Expression: In the case of an assertion, this is what you expect to be true at all times. In this example, the assertion would fire if `read` and `empty` are high at the same time, which would make `!(read && empty)` evaluate to false

SVA Mechanisms to Embed Properties

Inline RTL

`fifo.v`

```
module fifo (input clk, rst_n, read, output empty, ...)
  // Actual FIFO code:
  ...
  `ifdef ASSERTS_ON
    logic ..
    ast_no_underflow: assert property (not(read && empty));
  endmodule
```

Design Hierarchy		Property Table	

Best for
designers

Use bind construct

`fifo_bind.sv`

```
module fifo_checker (input clk, rst_n, read, empty);
  // FIFO must not underflow
  ast_no_underflow: assert property (not(read && empty));
endmodule

`ifdef ASSERTS_ON
  bind fifo fifo_checker fifo_checker_inst(.clk(clk), ...);
endmodule
```

Design Hierarchy		Property Table	

Best for DV

Create in TCL

`jg_fifo.tcl`

```
analyze ...
elaborate ...
...
assert -name ast_no_underflow {not(instB.fifo_i.read && instB.fifo_i.empty)}
```

Design Hierarchy		Property Table	

Best for quick
experiments


Being Successful with SVA

- First, describe intent in your **natural language**, then code
 - “*A and B should never be high at the same time*”
 - “*if X happens, then I should see Y within N cycles*”
 - “*either P or Q should be low if design is in state S*”
- The key to learning SVA is to learn a **small productive subset** of the language
 - Only 5-6 operators and 3-4 built-in functions is all you need!
- Write complex properties using **glue logic**, NOT complex SVA operators
 - Simple Verilog logic to keep track of events/state: state machines, counters, FIFOs, etc.
 - Refer to glue logic in SVA properties

SVA Example: Invariants

- Something that should always or never happen!
- e.g. “Should never see a Grant without a Request”

```
no_GntA_without_ReqA: assert property (not (GntA && !ReqA)) ;
```




SVA Example: Same-Cycle Implications

- Something that should never happen IF a condition is met
- Assertion holds when:
 - a) Condition is met and consequence is true
 - b) Condition is not met
- e.g. “If A gets a grant, then B must not”

Implication
operator \rightarrow
expresses
“if...then”

• `GntA_then_not_GntB: assert property (GntA \rightarrow !GntB);`




SVA Example: Next-Cycle Implications

- Possible to delay checking consequence by one cycle
- e.g. “any GntX is always followed by Busy”

*Next-cycle
Implication
operator \Rightarrow
adds a one-cycle
delay between
“if” and “then”*

• `Gnt_followed_by_Busy: assert property ((GntA || GntB) \Rightarrow Busy);`




Sequences: Multi-Cycle events

- An intermediate cover point used to specify an order of events in a property
- Sequences are described using **##** operator


A ##2 B

“A happens then exactly 2 cycles later B happens”




A ##[1:3] B

“A happens then 1 to 3 cycles later B happens”




A ##[3:\$] B

“A happens then 3 or more cycles later B happens”




Sequences

- Repetition operator **[*N]** is also sometimes useful:



- Occurrence operator **[=N]**



SVA Example: Sequences

- Sequences can be used in most places where you would write an expression

“Should never see two grants to A in successive cycles”




```
GntA_strobe: assert property (  
    not (GntA [*2])  
);
```

“Busy pulse should only happen if no request”

```
Busy_hold: assert property (  
    (!Busy ##1 Busy ##1 !Busy) |-> !ReqA  
);
```

“Request should be followed by Grant in 1 to 2 cycles”

```
Req_to_Gnt: assert property (  
    ReqA |-> ##[1:2] GntA  
);
```



Built-In Functions

- Combinatorial

Function	Description	Example
<code>\$onehot</code> <code>\$onehot0</code>	Returns true if argument has exactly one bit set (one-hot) or at most one bit set (one-hot-zero)	<i>“At most one grant should be given at a time”</i> <code>assert property (</code> <code>\$onehot0</code> <code> ({GntA, GntB, GntC}) ;</code>
<code>\$countones</code> <code>\$countzeros</code>	Returns the number of ones/zeros in the argument	<i>“Should never see more than 4 dirty lines”</i> <code>assert property (</code> <code>\$countones</code> <code>(Valid & Dirty) <= 4) ;</code>

Built-In Functions

- Temporal

Function	Description	Example
<code>\$stable</code>	Returns true if argument is stable between clock ticks	<i>"Data must be stable if not ready"</i> <code>assert property (</code> <code>!Ready ==> \$stable(Data) ;</code>
<code>\$past</code>	Return previous value of argument	<i>"If active, then command must not be IDLE"</i> <code>assert property (</code> <code>active ==> \$past(cmd) != IDLE) ;</code>
<code>\$rose</code>	Returns true if argument is rising, that is, was low in previous clock cycle and is high on current clock cycle	<i>"Request must be followed by Valid rising"</i> <code>assert property (</code> <code>Req ==> \$rose(Valid) ;</code>
<code>\$fell</code>	Returns true if argument is falling, that is, was high in previous clock cycle and is low on current clock cycle	<i>"If Done falls, then Ready must be high"</i> <code>assert property (</code> <code>\$fell(Done) ==> Ready) ;</code>

Summary of Operators and Built-In Functions

- All you need to know to be successful with SVA:

<label>:
assert
cover
assume

property (@(posedge <clock>)
disable iff (<condition>)
<expression|sequence>);

Implication
a -> b
a => b

Sequences
a ##1 b
a ##[2:3] b
a ##[4:\$] b
a [*5]
a [=4]

Combinatorial Functions
\$onehot(a)
\$onehot0(b)
\$countones(c)
\$countzeros(d)

Temporal Functions
\$stable(a)
\$past(b)
\$rose(c)
\$fell(d)




Glue Logic

- When verifying or modeling complex behaviors, introducing auxiliary logic to observe and track events can greatly simplify coding
 - This logic is commonly referred to as “glue logic”
- Once glue logic is in place, expressing SVA properties may be trivial
- Glue logic comes at no extra price
 - Jasper does not care whether property is all SVA or SVA+glue logic
 - Recommendation is to choose based on clarity


Formal Testbench

Glue Logic
monitors design
and feeds
properties




Example: SOP/EOP Interface

- Specification:
 - No overlapping packets (SOP-EOP always in pairs)
 - Single-cycle packets allowed (SOP and EOP at the same cycle)
 - Continuous packet transfer (no holes between SOP-EOP)



Native SVA Example: SOP/EOP Interface



Not recommended
Complex!


- Pure SVA version:

```
sequence sop_seen;  
  sop ##1 1'b1[*0:$];  
endsequence;  
  
no_holes: assert property(  
  sop |-> vld until_with eop  
);
```

```
sop_first: assert property (vld && eop |-> sop_seen.ended);  
  
eop_correct: assert property(  
  not (!sop throughout ($past(vld && eop) ##0 vld && eop[->1]))  
);  
  
sop_correct: assert property(  
  vld && sop && !eop |=>  
  not(!$past(vld && eop) throughout (vld && sop[->1]))  
);
```

If you're using **throughout**, **intersect**, **until**, **.triggered**, etc., then you're probably doing it wrong!

In-line Glue Logic Example: SOP/EOP Interface



- Glue logic version:

```
reg in_packet;
always @(posedge clk)
    if (!rstn || eop) in_packet <= 1'b0;
    else if (sop) in_packet <= 1'b1;

no_holes: assert property(
    in_packet |-> vld
);
```

```
eop_correct: assert property(
    vld && eop |-> in_packet || sop
);


sop_correct: assert property(
    vld && sop |-> !in_packet
);
```



Jasper Platform and FPV basic


Jasper Formal Apps

- Cadence Verification Suite




Jasper : Easiest Formal Verification to Adopt

Solve **specific verification problems**
with targeted Jasper® Apps



Highly interactive **formal debug**
transforms to fit the App



Broad **formal engine** and infrastructure

Assertion Based Verification IPs for AMBA and other common protocols



Programmable Interface via TCL

ProofGrid™ Manager assigns best engine for task


Formal Property Verification (FPV) Flow



Verilog/SystemVerilog
/VHDL files and SVA
properties



✓	Assert	packet_switch.psw_vcomp_inst.AT_02
✓	Assert	packet_switch.psw_vcomp_inst.AT_04
✓	Assert	packet_switch.psw_vcomp_inst.AT_05
✓	Assert	packet_switch.psw_vcomp_inst.AT_07
✓	Assert	packet_switch.psw_vcomp_inst.AT_08
✓	Assert	packet_switch.psw_vcomp_inst.AT_09_a
✓	Assert	packet_switch.psw_vcomp_inst.AT_09_b
✓	Assert	packet_switch.psw_vcomp_inst.AT_09_c
✗	Assert	packet_switch.psw_vcomp_inst.AT_10
✓	Assert	packet_switch.psw_vcomp_inst.sb_p0.genblk
✓	Assert	packet_switch.psw_vcomp_inst.sb_p0.genblk
✓	Assert	packet_switch.psw_vcomp_inst.sb_p0.genblk



Read Design and Property (Compilation)

The screenshot shows the Cadence JasperGold Formal Properties tool interface. The main window is titled "run.tcl (session_0) - JasperGold Apps (.../fpv101/jgproject) - Main". The interface includes a menu bar (File, Edit, View, Design, Reports, Application, Window, Help), a toolbar, and several panes:

- Design Hierarchy:** A tree view showing the design structure. The selected node is "packet_switch (packet_switch)".
- Property Table:** A table listing properties loaded from the design (SVA), but still not proven. The table has columns for Type and Name. The properties are listed under the "Covergroups" section.
- Message log:** A pane showing the console output, including warnings and information messages.
- Tcl command line interface:** A pane for entering and executing Tcl commands.

Callouts highlight the following features:

- Design Hierarchy:** Points to the Design Hierarchy pane.
- Message log:** Points to the Message log pane.
- Tcl command line interface:** Points to the Tcl command line interface pane.
- Properties loaded from design (SVA), but still not proven:** Points to the Property Table.
- Properties can be created interactively via Tcl:** Points to the Property Table.


The console output shows the following messages:

```
[WARN (VDB-1013)] vcomp.sv(47): input port 'incoming_clk' is not connected on this instance
[WARN (VDB-1013)] vcomp.sv(72): input port 'incoming_clk' is not connected on this instance
WARNING (WOB5002): vcomp.sv(316): Weakly embedded unbounded sequence in a ASSERT directive.
WARNING (WOB5002): vcomp.sv(337): Weakly embedded unbounded sequence in a ASSERT directive.
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
packet_switch
```


The bottom status bar indicates "No proofs running" and "Console input ready".

Setup and Running the Proof

- **Clock/Reset:** Specify clocks and resets with the help from Clock Viewer and Reset Analysis



- **Run the proof!**



Task Tree		
Name		Result
All Tasks		
<embedded>		0:0:0:0
<baseline>		60:0:4...
<SCAN_MODE_DISABLED>		0:0:8:0
<CLOCK_GATING_DISABLED>		60:0:...
<CG_DISABLED_AND_COUNTER_ABSTRACTIONS>		84:0:4...
<SCOREBOARD_PROPS_ONLY>		4:0:16:0

Proof Results

By double-clicking a **failed assertion** or a **covered property**, we can see the trace waveform.

DEBUG!

Property Table								
No filter filter on name								
	Type	Name	Engine	Bound	Time	Task	Traces	
✓	Cover (related)	packet_switch.psw_vcomp_inst.AT_09_b:p...	N	2 - 4	0.0	<embedded>	1	
✓	Assert	packet_switch.psw_vcomp_inst.AT_09_c	N (13)	Infinite	0.1	<embedded>	0	
✓	Cover (related)	packet_switch.psw_vcomp_inst.AT_09_c:p...	N	2 - 4	0.0	<embedded>	1	
✗	Assert	packet_switch.psw_vcomp_inst.AT_10	Ht	4	0.1	<embedded>	1	
✓	Cover (related)	packet_switch.psw_vcomp_inst.AT_10:pre...	Ht	4	0.1	<embedded>	1	
✗	Cover	packet_switch.psw_vcomp_inst.CV_07	N (15)	Infinite	0.0	<embedded>	0	
✓	Cover	packet_switch.psw_vcomp_inst.CV_08	N	5	0.0	<embedded>	1	
✗	Cover	packet_switch.psw_vcomp_inst.CV_09	N (15)	Infinite	0.0	<embedded>	0	
✗	Cover	packet_switch.psw_vcomp_inst.CV_10	N (15)	Infinite	0.0	<embedded>	0	
●	Assume (live)	packet_switch.psw_vcomp_inst._assume_1	?		0.0	<embedded>	0	
✓	Cover (related)	packet_switch.psw_vcomp_inst._assume_...	N	1	0.1	<embedded>	1	
✓	Assert	packet_switch.psw_vcomp_inst.sb_p0.gen...	PRE	Infinite	0.0	<embedded>	0	
✓	Assert	packet_switch.psw_vcomp_inst.sb_p0.gen...	N (15)	Infinite	0.4	<embedded>	0	
?	Assert	packet_switch.psw_vcomp_inst.sb_p0.gen...	Ht	9 -	0.5	<embedded>	0	
✓	Assert (live)	packet_switch.psw_vcomp_inst.sb_p0.gen...	N (16)	Infinite	0.6	<embedded>	0	
✓		packet_switch.psw_vcomp_inst.sb_p0.c		1	0.2	<embedded>	1	
Total: 11 Selected: 1								
Validity: 63:4:18:27 Run: 28:0:0:8								

Assertion passed

Assertion failed

Cover unreachable

Assumption

Property covered

Bounded Proof...

... up to cycle 9

Visualize Interactive UI Key Features

Source: www.deepchip.com

"Jasper Visualize is an incredible debug tool. We use it for debugging, finding root causes, and exploring."

The screenshot shows the Jasper Visualize tool interface with several annotations:

- Highlight Relevant Logic:** Points to the search bar at the top left.
- QuietTrace:** Points to the 'QuietTrace' button in the top toolbar.
- What-If:** Points to the 'What-If' button in the top toolbar.
- Minimum trace length:** Points to the 'Minimum trace length' input field in the top toolbar.
- Property that fails earliest:** Points to the 'Property that fails earliest' button in the top toolbar.
- Why?:** Points to the 'Why?' button in the bottom toolbar.
- RTL line with value annotation:** Points to the RTL code line in the bottom pane.
- Preview with values for property or why results:** Points to the 'Why Result' pane in the bottom right.

The main window displays a list of signals and their values over time. The bottom pane shows the RTL code for the 'uart_receiver.v' module, with the following line highlighted:

```
430 assign rf_push_pulse = rf_push & ~rf_push_q;
```

The bottom right pane shows the 'Why Result' table, which lists the results of the analysis for various properties. The table has columns for Type, Name, and At. The results are as follows:

Type	Name	At
Assert	AST_RESET_VALUE	117
Cover	~ST_RESET_VALUE:precondition1	117
Assert	AST_DATA_INTEGRITY	117
Cover	~_DATA_INTEGRITY:precondition1	117
Assert	AST_RESET_VALUE	117
Cover	~ST_RESET_VALUE:precondition1	117
Assert	AST_DATA_INTEGRITY	117
Cover	~_DATA_INTEGRITY:precondition1	117
Assert	AST_RESET_VALUE	117
Cover	~ST_RESET_VALUE:precondition1	117
Assert	AST_DATA_INTEGRITY	117
Cover	~_DATA_INTEGRITY:precondition1	117
Assert	AST_RESET_VALUE	117
Cover	~ST_RESET_VALUE:precondition1	117
Assert	AST_DATA_INTEGRITY	117
Cover	~_DATA_INTEGRITY:precondition1	117
Assert	AST_RESET_VALUE	117
Cover	~ST_RESET_VALUE:precondition1	117
Assert	AST_DATA_INTEGRITY	117
Cover	~_DATA_INTEGRITY:precondition1	117
Assert	AST_RESET_VALUE	117
Cover	~ST_RESET_VALUE:precondition1	117
Assert	AST_DATA_INTEGRITY	117
Cover	~_DATA_INTEGRITY:precondition1	117


Mini FPV Demo Case



Jasper Formal Coverage Analysis


Why coverage?

- Coverage is an accepted source of metrics for showing progress and signoff
 - Often measured against a [verification plan](#)
- Provides confidence as to what is being verified
 - Will identify where verification is *incomplete*
- Gives feedback on verification efforts
 - Helps focus on risk areas
- Critical in formal, just like simulation



Formal Coverage

- **To answer formal-specific coverage related questions**
 - What code or functionality has been “exercised” by the formal testbench?
 - Is my formal checking set complete?
- Use Coverage app in conjunction with FPV (or other apps) !



Formal Coverage Types

- Stimuli Coverage : What code or functionality is reachable by the **formal testbench**?
 - Collected during classic formal or bug-hunting
 - Gives confidence that formal testbench is able to exercise all behavior that could yield a bug
- Checker Coverage : Is my **formal checking** complete?
 - Determines how much of the design is checked by assertions
 - Gives confidence that formal checking is complete enough to detect a bug
 - Measurement Options
 - **Cone Of Influence (COI)** computation – structural fan-in analysis
 - **Proof Core** – formal engine-based abstraction (blackboxing)

Formal Coverage Models

- Code coverage models and functional coverage model
 - Representative subset (approximation) of design states to verify
- Supported code coverage models – automatically generated covers
 - Branch
 - Statement
 - Expression
 - Toggle
- Functional coverage model – user-defined
 - Property (SVA/PSL/TCL/Assertion-related)
 - Covergroup

Code vs. Functional Coverage Model

- Code coverage model
 - Easy to generate (automatic)
 - Guaranteed to be structurally complete – not prone to human error
 - Standard models capture much of the meaningful behavior of the design
 - May not capture all meaningful design *functionality*
 - Can be noisy – large number of covers, some may not be important
- Functional coverage model
 - Possible to represent all meaningful design functionality
 - Implements the verification plan – what needs to be verified
 - Noise-free – created deliberately
 - Requires planning, coding, and debug
 - May be incomplete due to human error

Code Coverage Models – Branch/Statement

- Branch model creates a cover for each continuously executed block of code
 - Contained (or could be contained) within begin/end
 - Branch and Statement scoring options create covers with finer granularity
 - Branch and Statement are default in JG, optional in Incisive
- Example

```
Block { if (new_trans) begin
        trans_started = 1'b1; } Statement
        header = din;      } Statement
      end
Block { else
        trans_started = 1'b0; } Statement
      }
```

Code Coverage Models – Expression

- Expression model decomposes logical expressions into multiple covers
 - Control - checks if each input has controlled the output value of the expression
- Example 1:

```
assign C = A && B;
```

Table for && operator

A	B	Result
0*	1	0
1	0*	0
1*	1*	1

Expression

Expression

Expression

Control model considers A=0 and B=0 redundant with these.

* controlling operand




Code Coverage Models – Toggle

- Toggle model represent the ports and internal signals changing values

`input enable;`

`output intr;`

`logic flag;`



Each signal is covered if both its rise and fall items are covered


Coverage Models – Property (Functional)

- SVA, PSL, TCL cover properties – user defined
 - Describe specific states, conditions, or sequences to be verified
 - Part of <embedded> or other tasks
- Assertion-related covers
 - `assert property (@(posedge clk) A ==> B) ;`
 - If related cover (precondition) is enabled: `cover property (A)`
 - **Covered**: The assertion is capable of being triggered
 - **Unreachable**: The assertion is never checked because it can never be triggered (assert status is Vacuous Pass)
 - If related cover (witness) is enabled: `cover property (A ##1 B)`
 - **Covered**: There is at least one scenario in which the assert is true
 - **Unreachable**: There is no scenario that satisfies the assert. All possible scenarios will result in CEX

Stimuli Coverage Type

What code or functionality is reachable by the formal testbench?


- Formal engines attempt to find the stimuli necessary to “hit” a cover
- Result is **Covered**, **Uncovered**, **Unreachable**, or **Deadcode**



Stimuli Coverage – **Unreachable** vs. **Deadcode**


- **Deadcode** status

- Formal engines have determined cover is unreachable without constraints (assumes) applied
- Any covers initially found **unreachable** are automatically re-run with constraints disabled to determine if they are **deadcode**



- **Overconstraint** status

- Formal engines have determined cover is unreachable with constraints (assumes) applied



Stimuli Coverage

- Classification of the environment regarding constraints

Classification	Definition	Behavior	Remedy
Underconstrained	Environment allows more scenarios than specified for DUT	Asserts can produce false CEX	Refine the environment's assumptions
Well constrained	Environment can recreate all the scenarios in which DUT should operate	Asserts produce CEX only when there is a bug	(n/a)
Overconstrained	Environment restrict scenarios to a subset of what the DUT can operate	A bug may exist and not cause a CEX	Refine the environment's assumptions

Stimuli Coverage

- Classification of the environment regarding constraints

Classification	Definition	Behavior	Remedy
Underconstrained	Environment allows more scenarios than specified for DUT	Asserts can produce false CEX	Refine the environment's assumptions
Well constrained	Environment can recreate all the scenarios in which DUT should operate	Asserts produce CEX only when there is a bug	(n/a)
Overconstrained	Environment restricts scenarios to what the DUT can operate	Goal for the environment. No false failures are produced and all possible scenarios are tested.	
			assumptions



Stimuli Coverage Reporting

- Cover items with unreachable proof status are highlighted
- Name, ID, source location, cover item type are displayed in table
- Can automatically filter cover items that are unreachable due to reset or constant propagation

Highlighted
unreachable
source code

Cover Item
Details

The screenshot displays the Coverage Source Browser interface. The top section shows a table of instances with columns: Instance, Highlig, Total, Percent, and Result. The 'tag (tag)' instance is highlighted in blue. Below this, the source code is shown with line numbers 149 to 160. A red circle highlights the 'end else if(opA_ready) begin' block, which is highlighted in yellow. The bottom section shows the 'Cover Items Table' with columns: Name, Cover Item ID, and a status column. The table lists several cover items, with 'automatic_coveritem_branch_condition_if_stmt_then_18_B_144_2_1_COVER_ITEM_285' highlighted in blue. A red circle highlights this item in the table. The 'SUMMARY' section on the left shows properties considered: 413, assertions: 12, proven: 3 (25%), marked_proven: 0 (0%), cex: 0 (0%), ar_cex: 0 (0%), and undetermined: 9 (75%).

Instance	Highlig	Total	Percent	Result
tag (tag)	14	372	3.76%	0:0:14 (0)
tag_way[0].rami ...	0	4	0.00%	0:0:0 (0)
tag_way[1].rami ...	0	4	0.00%	0:0:0 (0)
tag_way[2].rami ...	0	4	0.00%	0:0:0 (0)
tag_way[3].rami ...	0	4	0.00%	0:0:0 (0)
tag_vi (tag_v)	7	68	10.29%	0:0:7 (0)

```
149 pipe_type_lx = SP;  
150 pipe_msg_lx = msg_t'(sp_msg);  
151 pipe_addr_lx = sp_addr;  
152 end else if(opA_ready) begin  
153 pipe_type_lx = OPA;  
154 pipe_msg_lx = msg_t'(opA_msg);  
155 pipe_addr_lx = opA_addr;  
156 end else begin  
157 pipe_type_lx = OPB;  
158 pipe_msg_lx = msg_t'(opB_msg);  
159 pipe_addr_lx = opB_addr;  
160 end
```


Name	Cover Item ID
automatic_coveritem_stmt_condition_blocking_assignment_172_S_281_0_125_COVER_ITEM_62	62
automatic_coveritem_stmt_condition_blocking_assignment_172_S_281_0_125_COVER_ITEM_62	62
automatic_coveritem_branch_condition_if_stmt_else_175_B_257_2_1_COVER_ITEM_66	66
automatic_coveritem_branch_condition_if_stmt_then_18_B_144_2_1_COVER_ITEM_285	285
automatic_coveritem_stmt_condition_blocking_assignment_13_S_155_0_14_COVER_ITEM_291	291
automatic_coveritem_stmt_condition_blocking_assignment_12_S_154_0_13_COVER_ITEM_292	292

SUMMARY

Properties Considered : 413
assertions : 12
- proven : 3 (25%)
- marked_proven: 0 (0%)
- cex : 0 (0%)
- ar_cex : 0 (0%)
- undetermined : 9 (75%)

Checker Coverage Type– Cone-Of-Influence Measurement

- Determines the cover items in the COI of each assertion
- Finds the union of the assertion COIs
- The remaining Out of COI cover items indicate holes in the assertion set – code that is not checked by any asserts



COI Coverage Reporting

- Reports the cover items not included in the COI of any assertions
- Reporting does not require running any proofs
- By default, COI reported is cumulative result of all targets (asserts)
- Can optionally select a subset of assertions for reporting

Cover items not within the COI of any assertions

Can select a subset of asserts for coverage reporting

The screenshot displays the Coverage Source Browser interface. The top pane shows a tree view of coverage items with columns: Instance, Highlight, Total, Percent, and Result. The 'tag' instance is highlighted, showing a total of 372 items with 14.52% coverage (40:6:8). The bottom pane shows the source code for the selected instance, with lines 302-304 highlighted in yellow. A blue circle highlights the 'opA_retry = !tag_op_hit_3x;' line. The bottom section shows a 'Targets Table' with columns: Type, Name, and Target ID. The table lists five assertions: tag.AST_multi_hit (Target ID 1), tag.tag_vi.AST_rq_valid_stable (Target ID 2), tag.tag_vi.AST_rq_addr_stable (Target ID 3), tag.tag_vi.AST_rq_id_stable (Target ID 4), and tag.tag_vi.AST_wb_valid_stable (Target ID 5). A blue circle highlights the first three assertions. A 'SUMMARY' section on the left shows properties considered: 413, assertions: 12, proven: 3 (25%), marked_proven: 0 (0%), cex: 0 (0%), ar_cex: 0 (0%), and undetermined: 0 (75%).

Instance	Highlight	Total	Percent	Result
tag (tag)	54	372	14.52%	40:6:8
tag_way[0].rami ...	0	4	0.00%	0:0:0 (C)
tag_way[1].rami ...	0	4	0.00%	0:0:0 (C)
tag_way[2].rami ...	0	4	0.00%	0:0:0 (C)
tag_way[3].rami ...	0	4	0.00%	0:0:0 (C)
tag_vi (tag_v)	28	68	41.18%	17:4:7 (C)
opA_rs_ok_i (...)	0	9	0.00%	0:0:0 (C)
opB_rs_ok_i (...)	0	9	0.00%	0:0:0 (C)

```
295 tag_op_hit_3x=1;
296 tag_wr_dec_3x=tag_hit_3x;
297 tag_next_state_3x=M;
298 end
299 end
300 end
301 opA_rs = (pipe_type_3x==OPA) && !pipe_stall_3x;
302 opA_retry = !tag_op_hit_3x;
303 opB_rs = (pipe_type_3x==OPB) && !pipe_stall_3x;
304 opB_retry = !tag_op_hit_3x;
305 rq_valid = !tag_op_hit_3x && !trk_match_3x;
306 trk_alloc_3x = rq_valid && rq_ready;
```


Type	Name	Target ID
Assert	tag.AST_multi_hit	1
Assert	tag.tag_vi.AST_rq_valid_stable	2
Assert	tag.tag_vi.AST_rq_addr_stable	3
Assert	tag.tag_vi.AST_rq_id_stable	4
Assert	tag.tag_vi.AST_wb_valid_stable	5

SUMMARY

Properties Considered : 413
assertions : 12
- proven : 3 (25%)
- marked_proven: 0 (0%)
- cex : 0 (0%)
- ar_cex : 0 (0%)
undetermined : 0 (75%)



Checker Coverage Type – Proof Core Measurement

- Represents the portion of the design verified by formal engines
- Subset of the COI – COI represents the maximum potential of proof coverage
- Engines abstract a portion of the design during the proof process, iteratively consider a larger portion of the design until a proof, or bounded proof, is established
- Anything outside the “proof core” was unnecessary for proof, therefore not being checked
- **Key metric for showing formal verification progress**




Proof Coverage vs. COI analysis

- Proof coverage is a subset of the COI – COI represents the maximum potential of proof coverage
- COI doesn't require a proof to take place, while proof coverage does.




Proof Coverage

- How to interpret the result



Proof Coverage


- How to interpret the result



In COI, out of Proof Core

Proof Coverage

- How to interpret the result




In COI, out of Proof Core

Even though this instance is structurally connected to an assert, it could be replaced or removed and no assert would fail (bad!)

Proof Coverage

- How to interpret the result



Adding checks will increase proof coverage, ensuring that the design's functionality is being verified (good!)

Proof Coverage Reporting

- Abstraction engines will contribute to proof coverage metric
- Reported as cumulative coverage result of all assertions by default

Cover items not verified by formal proofs

Can select a subset of asserts for coverage reporting

The screenshot displays the Cadence Coverage Source Browser interface. The top pane shows a code editor with a Verilog snippet. A blue circle highlights the line `pipe_id_lx = rs_id;` at line 142. The bottom pane shows a 'Targets Table' with a blue circle around the first two rows, which are assertions related to tag validity and address stability.

Type	Name	Target ID
Assert	tag_AST_multi_hit	1
Assert	tag.tag_vi.AST_rq_valid_stable	2
Assert	tag.tag_vi.AST_rq_addr_stable	3
Assert	tag.tag_vi.AST_rq_id_stable	4
Assert	tag.tag_vi.AST_wb_valid_stable	5

Below the targets table, a 'SUMMARY' section shows properties considered: 413. The assertions section shows 12 assertions, with 3 proven (25%), 0 marked proven (0%), 0 cex (0%), and 0 ar_cex (0%).



cādence®

© 2023 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks of PCI-SIG. All other trademarks are the property of their respective owners.