

## Computer-Aided VLSI System Design

### Homework 1: Arithmetic Logic Unit

TA: 李其祐 r11943123@ntu.edu.tw **Due Tuesday, Mar. 21<sup>st</sup>, 13:59**

TA: 蔡宇軒 f07943171@ntu.edu.tw

#### Data Preparation

- Decompress 1112\_hw1.tar with following command


```
tar -xvf 1112_hw1.tar
```

Files/Folder	Description
alu.v	Your design
testbench.v	File to test your design
pattern/	11 instruction tests for verification
01_run	NCverilog simulation command
99_clean	Command for cleaning temporal files

#### Introduction

The Arithmetic logic unit (ALU) is one of the components of a computer processor. In this homework, you are going to design an ALU, which is able to compute the special operations from RISC-V.

#### Block Diagram



## Specifications

1. Top module name: alu
2. Input/output description:

Signal Name	I/O	Width	Simple Description
i_clk	I	1	Clock signal in the system
i_rst_n	I	1	Active <b>low</b> asynchronous reset
i_valid	I	1	The signal is <b>high</b> if input data is ready
i_data_a	I	10	1. For instruction 0000~0100, signed input data with 2's complement representation. (4-bit integer + 6-bit fraction) 2. For instruction 0101~1001, no fractional part (10-bit number)
i_data_b	I	10	
i_inst	I	4	Instruction for ALU to operate
o_valid	O	1	Set <b>high</b> if ready to output result
o_data	O	10	1. For instruction 0000~0100, result after ALU processing with 2's complement representation (4-bit integer + 6-bit fraction) 2. For instruction 0101~1001, no fractional part (10-bit number)

3. All inputs are synchronized with the negative clock edge.
4. All outputs should be synchronized at clock **rising** edge. (Flip-flops are added before outputs)
5. Active low asynchronous reset is used and only once. (You should set all your outputs to be zero when i\_rst\_n is low)
6. The i\_valid will turn to **high** in one cycle for ALU to get i\_data\_a, i\_data\_b, and i\_inst.
7. The i\_valid will pulled high in random.
8. Your o\_valid should be pulled high for only **one cycle** for every o\_data.
9. The testbench will get your output at negative clock edge to check the answer when o\_valid is **high**.
10. You can raise your o\_valid at any moment. TA will check your answer when o\_valid is high.


## Design Description

1. The followings are the functions of instructions you need to design for this homework:

<b>i_inst [3:0]</b>	<b>Operation</b>	<b>Description</b>
4'b0000	Signed Addition	$o\_data = i\_data\_a + i\_data\_b$
4'b0001	Signed Subtraction	$o\_data = i\_data\_a - i\_data\_b$
4'b0010	Signed Multiplication	$o\_data = i\_data\_a * i\_data\_b$
4'b0011	MAC	$o\_mult = i\_data\_a * i\_data\_b$ $o\_data_{new} = o\_mult + o\_data_{old}$
4'b0100	Tanh	$o\_data = \tanh(i\_data\_a)$
4'b0101	ORN	$o\_data = i\_data\_a   i\_data\_b'$
4'b0110	CLZ	Count leading zero bits
4'b0111	CTZ	Count trailing zero bits
4'b1000	CPOP	Count set bits
4'b1001	ROL	Rotate left


2. Considerations between digital systems and signals:
- For instruction 0011, you need to accumulate data with continuous MAC instructions.
  - For instructions 0000, 0001, 0010, and 0011. If the output value exceeds the maximum value of 10b representation, use the maximum value as output, and vice versa.
  - For instructions 0010, 0011 and 0100, the result needs to be rounded to the nearest number.
  - For instructions 0100, you need to implement a tanh function. To have an easier implementation, we use piecewise linear approximation to compute the tanh function. You can check 111-2\_HW1\_note.pdf for details.
  - Bit-wise operation for instruction 0101.
  - For instructions 0110, 0111, and 1000, only one input  $i\_data\_a$ . Note you have to avoid combinational loop or the instruction will not be scored.
  - For instruction 1001, view  $i\_data\_b$  as the shift amount.
  - For fixed-point operation, please pay attention to the position of separation between integer and fraction after ALU operation.

## Sample Waveform



## Submission

1. Create a folder named **studentID\_hw1** and follow the hierarchy below.



Note: Use **lower case** for the letter in your student ID. (Ex. r11943123\_hw1)

2. Compress the folder **studentID\_hw1** in a **tar file** named **studentID\_hw1\_vk.tar** (**k** is the number of version,  $k=1,2,\dots$ )

```
tar -cvf studentID_hw1_vk.tar studentID_hw1
```

TA will only check the last version of your homework.

Note: Use **lower case** in your student ID. (Ex. r11943123\_hw1\_v1.tar)

3. Submit to NTU Cool

## Grading Policy

---

1. TA will run your code with following format of command. Make sure to run this command with no error message.

```
ncverilog -f rtl.f +define+I0 +access+rw
```

2. Pass all the instruction test to get full score.
  - Released pattern **70%**
    - I0~I4: 40%
    - I5~I9: 30%
  - Hidden pattern **30%**
    - Only if you pass all patterns will you get the full 30% score.
    - I0~I4: 10000
    - I5~I9: 10000
3. **No late submission**
  - 0 point for this homework
4. Lose **3 point** for any wrong naming rule.

## References

---

1. Reference for 2's complement:  
[https://en.wikipedia.org/wiki/Two%27s\\_complement](https://en.wikipedia.org/wiki/Two%27s_complement)
2. Reference for fixed-point representation  
[Fixed-Point Representation: The Q Format and Addition Examples](#)
3. Reference for rounding to the nearest:  
[Rounding - MATLAB & Simulink \(mathworks.com\)](#)