YEAR


PRESENTER

2023 Dec


Evan Lin & Justine Tsai

251A Final Project


3-Stage CPU with Cache



CPU Implementation





Cache Implementation



INTRODUCTION TO OUR

Cache





Testbech Runing Cycle

TEST	CYCLES W/O CACHE	CYCLES W DIRECT CACHE	CYCLES W 2-WAY CACHE
cachetest	2424777	5385734	5327428
final	5130	12090	12091
fib	4352	9710	9711
sum	14209599	30966520	31727604
replace	14209629	31155166	31730389


Timing performance

HOLD TIME SLACK PERIOD

CPU W/ Direct-mapped: 0.011 20ns CPU W/ 2-way cache: 0.044 20ns

SCREENSHOT OF THE

Passed Testbench (2-way associative cache)




```
    P eecs151-aaq [SSH: eda-2]

                                                                    EMO > AsicProject > src > ≡ Riscv151.v
                                                                              EMO > AsicProject > src > \equiv Cache_2way.v
        include "const.vh"
                                                                                      `include "util.vh"
       module Riscv151(
          input clk,
                                                                                     module cache #
          input reset,
                                                                                        parameter LINES = 64,
                                                                                        parameter CPU_WIDTH = `CPU_INST_BITS, //32
          // Memory system ports
          output [31:0] dcache_addr,
                                                                                         parameter WORD_ADDR_BITS = `CPU_ADDR_BITS-`ceilLog2(`CPU_INS`
          output reg [31:0] icache_addr,
          output [3:0] dcache_we,
                                                                               12
          output dcache re,
                                                                                         input clk.
          output icache_re,
                                                                                         input reset,
          output [31:0] dcache_din,
          input [31:0] dcache_dout,
                                                                                                                     cpu_req_valid,
          input [31:0] icache_dout,
                                                                                                                     cpu_req_ready,
          input stall, // if stall r <= w</pre>
                                                                                         input [WORD_ADDR_BITS-1:0]
                                                                                                                    cpu_req_addr,
          output reg [31:0] csr
                                                                                         input [CPU WIDTH-1:0]
                                                                                                                     cpu_req_data,
                                                                                                                     cpu_req_write,
 PROBLEMS OUTPUT TERMINAL PORTS
                                                                                                                       👩 bash - AsicProject 🕂 🗸 📗 🋍 ···· ∧
                                  634552050100
$finish at simulation time
mkdir -p /home/tmp/eecs151-aaq/EMO/AsicProject/bmark output
cd /home/tmp/eecs151-aaq/EMO/AsicProject/build/sim-rundir && /home/tmp/eecs151-aaq/EMO/AsicProject/build/sim-rundir/simv -q +ntb_random_seed_automatic +verbose
 +max-cycles=500000000 +loadmem=/home/tmp/eecs151-aaq/EMO/AsicProject/tests/bmark/replace.hex 2> /home/tmp/eecs151-aaq/EMO/AsicProject/bmark_output/replace.out
&& [ $PIPESTATUS -eq 0 ]
Notice: timing checks disabled with +notimingcheck at compile-time
NOTE: automatic random seed used: 818384060
$finish called from file "/home/tmp/eecs151-aaq/EMO/AsicProject/src/riscv_test_harness.v", line 219.
  [ PASSED ] /home/tmp/eecs151-aaq/EMO/AsicProject/bmark_output/cachetest.out () after 5327428 simulation cycles
  [ PASSED ] /home/tmp/eecs151-aaq/EMO/AsicProject/bmark_output/final.out
                                                                               () after 12091 simulation cycles
  [ PASSED ] /home/tmp/eecs151-aaq/EMO/AsicProject/bmark_output/fib.out () after 9711 simulation cycles
   [ PASSED ] /home/tmp/eecs151-aaq/EMO/AsicProject/bmark output/sum.out () after 31727604 simulation cycles
   PASSED ] /home/tmp/eecs151-aaq/EMO/AsicProject/bmark_output/replace.out () after 31730389 simulation cycles
```

ASM TEST BENCHMARK TEST

PnR and Timing(2-way associative cache)



```
Path 1: MET (0.044 ns) Hold Check with Pin mem/icache/m1/clk->din[14]
              View: ff_n40C_1v95.hold_view
             Group: reg2reg
        Startpoint: (R) mem/icache/wtag_1_reg[14]/CLK
             Clock: (R) clk
          Endpoint: (R) mem/icache/m1/din[14]
             Clock: (R) clk
                      Capture
                                     Launch
        Clock Edge:+
                        0.000
                                     0.000
       Src Latency:+
                        -0.729
                                     -0.729
                                     0.720 (P)
       Net Latency:+
                        0.789 (P)
           Arrival:=
                        0.060
                                     -0.009
              Hold:+
                        0.118
       Uncertainty:+
                        0.100
       Cppr Adjust:-
                        0.000
     Required Time:=
                        0.278
      Launch Clock:=
                        -0.009
                        0.331
         Data Path:+
             Slack:=
                        0.044
     Timing Path:
```