<u>Poll:</u> Anything positive about your weekend you'd like to share?

# EECS 370 - Lecture 4 ARM



### Announcements

- Hope you had a meaningful MLK Day
  - Take some time to reflect on what it means for you
- HW 2
  - Posted on website, due next Monday
- P1
  - 3 parts, first part due next Thursday
- Always check course calendar for details on staff OH



### Resources

- Many resources on 370 website
  - <a href="https://eecs370.github.io/#resources">https://eecs370.github.io/#resources</a>
    - ARMv8 references
- Async discussion recordings


Arithmetic Operations					Name and Address of the Control	70: GREEN CAR	STATE OF STREET	
add & set flags add immediate ADD Xd, Xn, Yn, Xn	Arithmetic Operations		A	ssembly co	de	Semantics	;	Comments
add set flags add immediate ADN Xd, Xn, Van Xn, Vanum12 X5 = X2 + 819 0 2 12 bit unsigned ≤4095 add immediate ADN Xd, Xn, Fuirm12 X5 = X2 + 819 0 2 12 bit unsigned ≤4095 add immediate ADNS Xd, Xn, Fuirm12 X5 = X2 + 819 0 2 12 bit unsigned ≤4095 add immediate SUBS Xd, Xn, Xm X5 = X2 - X7 resister-to-resister subtract subtract SUBS Xd, Xn, Xm X5 = X2 - X7 resister-to-resister subtract immediate & set flags SUBS Xd, Xn, Xm X5 = X2 - X7 resister-to-resister subtract immediate & set flags SUBS Xd, Xn, Xm X5 = X2 - X7 resister-to-resister subtract immediate & set flags SUBS Xd, Xn, Xm X5 = X2 - X7 resister-to-resister subtract immediate & set flags SUBS Xd, Xn, Xm X5 = X2 - X7 resister-to-resister subtract immediate & set flags SUBS Xd, Xn, Xm X5 = X2 - X7 resister-to-resister subtract immediate & set flags SUBS Xd, Xn, Xm X5 = X2 - X7 resister-to-resister subtract immediate & set flags SUBS Xd, Xn, Xm X5 = X2 - X7 resister-to-resister SUBS Xd, Xn, Xm X5 = X2 - X7 resister-to-resister subtract immediate & set flags SUBS Xd, Xn, Xm X5 = X2 - X7 resister-to-resister SUBM Xt, (Xn, 8/mm0f) X2 = M(Xs, 8/18) subtract immediate & set flags double word load into Xt from Xn + 8/mmf9 such calculate the set of the set	add	ADD	Yd	Yn	Ym	Y5 - Y2 + Y7	,	ranjetar to ranjetar
Add immediate   ADDI   Xd,   Xn,   Fuirm12   XS = X2 + #19   0 st 12 bit unsigned ≤ 4095								
Add   March   ADDIS   Xd,   Xn,   Fuirmul   X5   x2   x1   x5   x2   x7   x1   x5   x2   x7   x5   x2   x7   x5   x5   x5   x5   x5   x5   x5								
Subtract (see Flags   SUB   Xd,   Xn,   Xm   X5 = X2 - X7   flags NZVC								
Subtract immediate   SuBl   Xd,	subtract	SUB	Xd,	Xn.	Xm	X5 = X2 - X7		register-to-register
Data Transfer Operations	subtract & set flags	SUBS	Xd,	Xn,	Xm	X5 = X2 - X7		flags NZVC
Data Transfer Operations	subtract immediate	SUBI	Xd,	Xn,	#uimm12	X5 = X2 - #20		0 ≤ 12 bit unsigned ≤ 4095
LDUR   Xt.	subtract immediate & set flags	SUBIS	Xd,	Xn,	Xm	X5 = X2 - #20		flags NZVC
LDUR   Xt.	Data Transfer Operations	Ac	combly co	nde		Computies	Com	nmants
Louis grand word   Louis   Xi,   Xi, #simmo    X2 = M(N6, #18)   word load to lower 32b. Xi from Xn + #simmo; sign extend upper 32b   load byte   Louis   Xi,   Xi, #simmo    X2 = M(N6, #18)   byte load to least 8b Xi from Xn + #simmo; sign extend upper 48b   load byte   Louis   Xi,   Xi, #simmo    X2 = M(N6, #18)   byte load to least 8b Xi from Xn + #simmo zero extend upper 48b   load byte   Xi,   Xi, #simmo    M(XS, #12) = X4   double word store from Xi to Xn + #simmo zero extend upper 56b   store recisier   Xii,   Xii, #simmo    M(XS, #12) = X4   word door from lower 12b of Xi to Xn + #simmo zero extend upper 32b   load to least 8b Xi from Xn + #simmo zero extend upper 56b   xii								
Lour								
Loud bye   LDURB   Xt,   Xn, #simm9   X2 = MIX6, #18    byte load to least 8b Xf from Xn + #simm9 zero extend upper 56b store recisier   STUR   Xt,   Xn, #simm9   MIX5, #12  = X4   double word store from Nt to Xn + #simm9 zero extend upper 56b store had store had from the store had aduble word store from lower 32b of Xt to Xn + #simm9   MIX5, #12  = X4   word store from lower 32b of Xt to Xn + #simm9   MIX5, #12  = X4   word store from lower 32b of Xt to Xn + #simm9   MIX5, #12  = X4   word store from lower 12b of Xt to Xn + #simm9   MIX5, #12  = X4   byte load from lower 12b of Xt to Xn + #simm9   MIX5, #12  = X4   word store from lower 32b of Xt to Xn + #simm9   MIX5, #12  = X4   word store from lower 12b of Xt to Xn + #simm9   MIX5, #12  = X4   word load from lower 12b of Xt to Xn + #simm9   MIX5, #12  = X4   word load from lower 12b of Xt to Xn + #simm9   MIX5, #12  = X4   word load from lower 12b of Xt to Xn + #simm9   MIX5, #12  = X4   word store from lower 12b of Xt to Xn + #simm9   MIX5, #12  = X4   word store from lower 12b of Xt to Xn + #simm9   MIX5, #12  = X4   word load from lower 12b of Xt to Xn + #simm9   MIX5, #12  = X4   word load from lower 12b of Xt to Xn + #simm9   MIX5, #12  = X4   word load from lower 12b of Xt to Xn + #simm9   MIX5, #12  = X4   word load from lower 12b of Xt to Xn + #simm9   MIX5, #12  = X4   word load from lower 12b of Xt to Xn + #simm9   MIX5, #12  = X4   word load from lower 12b of Xt to Xn + #simm9   MIX5, #12  = X4   word load from lower 12b of Xt to Xn + #simm9   MIX5, #12  = X4   word load from lower 12b of Xt to Xn + #simm9   MIX5, #12  = X4   word load from lower 12b of Xt to Xn + #simm9   MIX5, #12  = X4   word load from lover 12b of Xt to Xn + #simm9   MIX5, #12  = X4   word load from lover 12b of Xt to Xn + #simm9   MIX5, #12  = X4   word load from lover 12b of Xt to Xn + #simm9   MIX5, #12  = X4   word load from lover 12b of Xt to Xn + #simm9   MIX5, #12  = X4   word load from lover 12b of Xt to Xn + #simm9   MIX5, #12  = X4   word load from love 12b of Xt								
store recisiver store word \$TURW Xt.   Xn. #simm9  M XS. #12  = X4   word store from Xt to Xn. # #simm9   store buf word \$TURW Xt.   Xn. #simm9  M XS. #12  = X4   word store from lower 32b of Xt to Xn. # #simm9   store buf with Xt.   Xn. #simm9  M XS. #12  = X4   word from lower 16b of Xt to Xn. # #simm9   store byte  offset  ### MOVZ Xd. #uimm16, LSL N								
Struck word   Struck   Stru								
store half word  store byte  STURB  Xt,								
### STURB   XL								
## ## ## ## ## ## ## ## ## ## ## ## ##								
first (N = 0)/second (N = 16)/third (N = 32)/fourth (N = 48)								
first (N = 0)/second (N = 16)/third (N = 32)/fourth (N = 48)								
Third (N = 32)/fourth (N = 48) 16b slot of Xd, without changing the other values (X's)	move wide with zero	MOVZ	Xd,	#uimm16,	LSL N	X9 = 00N00	first (N	N = 0/second (N = 16)/third (N = 32)/fourth (N = 48)
Logical Operations   Assembly code   Semantics   Using C operations of &   ^ < < > >	move wide with keep	MOVK	Xd,	#uimm16,	LSL N	X9 = xxNxx		
and mmediate AND Xd, Xn, Xm X5 = X2 & X7 bit-wise AND with 0 ≤ 12 bit unsigned ≤ 4095 inclusive or immediate ORRI Xd, Xn, Xm X5 = X2 & #19 bit-wise AND with 0 ≤ 12 bit unsigned ≤ 4095 inclusive or immediate ORRI Xd, Xn, #minm12 X5 = X2 #11 bit-wise OR with 0 ≤ 12 bit unsigned ≤ 4095 exclusive or immediate ORRI Xd, Xn, #minm12 X5 = X2 #11 bit-wise OR with 0 ≤ 12 bit unsigned ≤ 4095 exclusive or immediate EOR Xd, Xn, #minm12 X5 = X2 #11 bit-wise OR with 0 ≤ 12 bit unsigned ≤ 4095 exclusive or immediate EOR Xd, Xn, #minm12 X5 = X2 *77 bit-wise EOR with 0 ≤ 12 bit unsigned ≤ 4095 logical shift left by a constant ≤ 63 with right by	register aliases		X28 = SF	P; X29 = FP; X3	0 = LR; X31 = .	XZR		
and mmediate AND Xd, Xn, Xm X5 = X2 & X7 bit-wise AND with 0 ≤ 12 bit unsigned ≤ 4095 inclusive or immediate ORRI Xd, Xn, Xm X5 = X2 & #19 bit-wise AND with 0 ≤ 12 bit unsigned ≤ 4095 inclusive or immediate ORRI Xd, Xn, #minm12 X5 = X2 #11 bit-wise OR with 0 ≤ 12 bit unsigned ≤ 4095 exclusive or immediate ORRI Xd, Xn, #minm12 X5 = X2 #11 bit-wise OR with 0 ≤ 12 bit unsigned ≤ 4095 exclusive or immediate EOR Xd, Xn, #minm12 X5 = X2 #11 bit-wise OR with 0 ≤ 12 bit unsigned ≤ 4095 exclusive or immediate EOR Xd, Xn, #minm12 X5 = X2 *77 bit-wise EOR with 0 ≤ 12 bit unsigned ≤ 4095 logical shift left by a constant ≤ 63 with right by	Logical Operations	Accomb	ly code			Semantic	ce	Using Congrations of &   ^ < < >>
and immediate $ANDI Xd$ , $Xn$ , #uimm12 $XS = X2 \& \#19$ bit-wise AND with $0 \le 12$ bit unsigned $\le 4095$ inclusive or $ORR Xd$ , $Xn$ , $Xm$ $XS = X2 \mid X7$ bit-wise $OR$ inclusive or immediate $ORRI Xd$ , $Xn$ , $Xm$ $XS = X2 \mid \#11$ bit-wise $OR$ with $0 \le 12$ bit unsigned $\le 4095$ exclusive or immediate $ORRI Xd$ , $ORRI $				37	**			
inclusive or $ORR$ $Xd$ , $Xn$ , $Xn$ $Xn$ $Xn$ $Xn$ $Xn$ $Xn$ $Xn$ $Xn$								
inclusive or immediate ORRI Xd. Xn. #uimm12 X5 = X2   #11 bit wise OR with $0 \le 12$ bit unsigned $\le 4095$ exclusive or $EOR$ Xd. Xn. Xn X5 = X2 $^{\circ}$ X7 bit-wise EOR with $0 \le 12$ bit unsigned $\le 4095$ logical shift left LSL Xd. Xn. #uimm12 X5 = X2 $^{\circ}$ X7 bit-wise EOR with $0 \le 12$ bit unsigned $\le 4095$ logical shift right LSR Xd. Xn. #uimm6 X1 = X2 $< *10$ shift left by a constant $\le 63$ logical shift right by a Constant $\le 63$ shift right by a constant $\le 63$ logical shift right by a Constant $\le 63$ shift right by a Constant $\le 63$ logical shift right by a								
exclusive or $EOR$ $Xd$ , $Xn$ , $Xn$ $XS = X2^*X7$ bit-wise EOR $Xd$ , $Xn$ , $Xn$ $Xn$ , $Xn$ $XS = X2^*R57$ bit-wise EOR with $0 \le 12$ bit unsigned $\le 4095$ logical shift left $S$								
exclusive or immediate EOR Xd, Xn, #uinm12 X5 = $X2^{\circ}$ #57 bit-wise EOR with 0 ≤ 12 bit unsigned ≤ 4095 logical shift left LSL Xd, Xn, #uinm6 X1 = $X2 < < \#10$ shift left by a constant ≤ 63 logical shift right by a constant ≤ 63 shift left by								
logical shift right   LSR   Xd,   Xn,   #uimm6   X5 = X3 >> #20   shift right by a constant $\le$ 63     Unconditional branches   Assembly code   Semantics   Also known as Jumps								
LSR   Xd,   Xn,   #uimm6   X5 = X3 >> #20   shift right by a constant $\leq$ 63								
branch         B         #simm26         goto PC + #1200         PC relative branch PC + 26b offset; -2°25 ≤ #simm26           branch to register         BR         Xt         target in Xt         Xt contains a full 64b address           branch with link         BL         #simm26         X30 = PC + 4; PC + #11000         PC relative branch to PC + 26b offset;           branch with link         BL         #simm26         X30 = PC + 4; PC + #11000         PC relative branch to PC + 26b offset;           branch with link         BL         #simm26         X30 = PC + 4; PC + #11000         PC relative branch to PC + 26b offset;	logical shift right	LSR	Xd,	Xn.	#uimm6	X5 = X3 > 3	> #20	
branch         B         #simm26         goto PC + #1200         PC relative branch PC + 26b offset; -2°25 ≤ #simm26           branch to register         BR         Xt         tarset in Xt         Xt contains a full 64b address           branch with link         BL         #simm26         X30 = PC + 4; PC + #11000         PC relative branch to PC + 26b offset;           branch with link         BL         #simm26         X30 = PC + 4; PC + #11000         PC relative branch to PC + 26b offset;           branch with link         BL         #simm26         X30 = PC + 4; PC + #11000         PC relative branch to PC + 26b offset;	Unacaditional branches	Accom	blu anda		Comon	tion	Also Iron	our as Iumas
branch to register BR Xt tarset in Xt Xt contains a full 64b address branch with link BL #simm26 X30 = PC + 4; PC + #11000 PC relative branch to PC + 26b offset; 6 million instructions; $\frac{1}{2}$						ues	PC relative b	oranch PC + 26b offset; -2^25 ≤ #simm26
branch with link BL #simm26 X30 = PC + 4; PC + #11000 PC relative branch to PC + 26b offset; 16 million instructions;	boomb as assistant	nn	V.	to annual for	. V.			
16 million instructions;						111000		
	Oranga with mix	DL.	#SHIIII20	230 -	10 + 4, 10 + #	11000	16 million in	structions;



# Left-over questions:

#### "What happens when you execute a .fill instruction?"

- Hopefully, that never happens!
- Remember (encoded) instructions and data coexist in memory
- .fill directive gives us a way to place a specific value somewhere in memory
  - It's intended to be the target of a load, the PC should never point there
- If PC does end up pointing there, it will be executed as if it was the corresponding encoded instruction
  - Which in this case is...?





# Left-over questions:

• Remember, you can ask questions in Slido or end-of-lecture form:



# Instruction Set Architecture (ISA) Design Lectures

- Lecture 2: ISA storage types, binary and addressing modes
- Lecture 3: LC2K
- Lecture 4: ARM
- Lecture 5 : Converting C to assembly basic blocks
- Lecture 6 : Converting C to assembly functions
- Lecture 7: Translation software; libraries, memory layout



## Labels in LC2K

- Labels are used in lw/sw instructions or beq instruction
- For lw or sw instructions, the assembler should compute offsetField to be equal to the address of the label
  - i.e. offsetField = address of the label
- For beq instructions, the assembler should translate the label into the numeric offsetField needed to branch to that label
  - i.e. PC+1+ offsetField = address of the label



## Labels in LC2K

 Labels are a way of referring to a line number in an assembly program.

```
loop beq 3 4 end
    noop
    beq 0 0 loop
end halt
```

 Here loop is 0 and end is 3.

```
// this is the
assembly for:
while(x != y) {
  x *= 2;
}
```

 What are the values of the labels here?

```
loop beq 3 4 end
  add 3 3 3
tom noop
  beq 0 0 loop
end halt
```

**Poll:** What are the labels replaced with?




# Instruction Set Architecture (ISA) Design Lectures

- Lecture 2: ISA storage types, binary and addressing modes
- Lecture 3: LC2K
- Lecture 4: ARM
- Lecture 5 : Converting C to assembly basic blocks
- Lecture 6 : Converting C to assembly functions
- Lecture 7: Translation software; libraries, memory layout



## ARMv8 ISA

- LC2K is intended to be an extremely barebones ISA
  - "Bare minimum"
  - Easy to design hardware for, really annoying to program on (as you'll see in P1m)
  - Invented for our projects, not used anywhere in practice
- ARM (specifically v8) is a much more powerful ISA
  - Used heavily in practice (most smartphones, some laptops & supercomputers)
  - Subset (LEG) is focus of hw and lecture





# ARM vs LC2K at a Glance

	LC2K	LEG
# registers	8	32
Register width	32 bits	64 bits
Memory size	2 <sup>18</sup> bytes	2 <sup>64</sup> bytes
# instructions	8	40-ish
Addressability	Word	Byte

We'll discuss what this means in a bit



## ARM Instruction Set—LEGv8 subset

- The main types of instructions fall into the familiar classes we saw with LC2K:
  - 1. Arithmetic
    - Add, subtract, (multiply not in LEGv8)
  - 2. Data transfer
    - Loads and stores—LDUR (load unscaled register), STUR, etc.
  - 3. Logical
    - AND, ORR, EOR, etc.
    - Logical shifts, LSL, LSR
  - 4. Conditional branch
    - CBZ, CBNZ, B.cond
  - 5. Unconditional branch (jumps)
    - B, BR, BL





## LEGv8 Arithmetic Instructions

- Format: three operand fields
  - Dest. register usually the **first one** check instruction format
  - ADD X3, X4, X7 // X3 = X4 + X7
  - LC2K generally has the destination on the right!!!!

• C-code example: f = (g + h) - (i + j)

X1	→t0
X2	<b>→</b> †1





# LEGv8 R-instruction Encoding

- Register-to-register operations
- Consider ADD X3, X4, X7
  - R[Rd] = R[Rn] + R[Rm]
  - Rd = X3, Rn = X4, Rm = X7
- Rm = second register operand
- shamt = shift amount
  - not used in LEG for ADD/SUB and set to 0
- Rn = first register operand
- Rd = destination register
- ADD opcode is 10001011000, what are the other fields?

opcode	Rm	shamt	Rn	Rd
11 bits	5 bits	6 bits	5 bits	5 bits



# I-instruction Encoding

- Format: second source operand can be a register or immediate—a constant in the instruction itself
- e.g., ADD X3, X4, #10 //although we write "ADD", this is "ADDI"
- Format: 12 bits for immediate constants 0-4095

opcode	immediate	Rn	Rd
10 bits	12 bits	5 bits	5 bits

- Don't need negative constants because we have SUBI
- C-code example: f = g + 10

ADDI X7, X5, #10

• C-code example: f = g - 10

SUBI X7, X5, #10





# LEGv8 Logical Instructions

- Logical operations are bit-wise
- For example assume
- AND and OR correspond to C operators & and
- For immediate fields the 12 bit constant is padded with zeros to the left—zero extended

Category I	nstructionExample			Meaning	Comments
	and	AND	X1, X2, X3	X1 = X2 & X3	Three reg. operands; bit-by-bit AND
	inclusive or	ORR	X1, X2, X3	X1 = X2   X3	Three reg. operands; bit-by-bit OR
	exclusive or	EOR	X1, X2, X3	X1 = X2 ^ X3	Three reg. operands; bit-by-bit XOR
	and immediate	ANDI	X1, X2, 20	X1 = X2 & 20	Bit-by-bit AND reg. with constant
Logical	inclusive or immediate	ORRI	X1, X2, 20	X1 = X2   20	Bit-by-bit OR reg. with constant
	exclusive or immediate	EORI	X1, X2, 20	X1 = X2 ^ 20	Bit-by-bit XOR reg. with constant
	logical shift left	LSL	X1, X2, 10	X1 = X2 << 10	Shift left by constant
<u> </u>	logical shift right	LSR	X1, X2, 10	X1 = X2 >> 10	Shift right by constant



# LEGv8 Shift Logical Instructions

• LSR X6, X23, #2

- C equivalent
  - X6 = X23 >> 2;
- LSL X6, X23, #2
  - What register gets modified?
  - What does it contain after executing the LSL instruction?

- Poll: Why is shifting so valuable?
- a) Makes multiplying easier
- b) Allows quicker 2s-complement conversions
- c) Allows for more complex branching behavior
- d) It's always a good time to get shifty

• In shift operations Rm is always 0—shamt is 6 bit unsigned

opcode	Rm	shamt	Rn	Rd
11 bits	5 bits	6 bits	5 bits	5 bits



## Pseudo Instructions

 Instructions that use a shorthand "mnemonic" that expands to preexisting assembly instruction


- Example:
  - MOV X12, X2 // the contents of X2 copied to X12—X2 unchanged
- This gets expanded to:
  - ORR X12, XZR, X2
- What alternatives could we use instead of ORR?





# Class Problem #1

 Show the C and LEGv8 assembly for extracting the value in bits 15:10 from a 64bit integer variable



#### Assume the variable is in X1

$$x = x >> 10$$
  
 $x = x & 0x3F$ 

#### Wanta these bits

<u>Poll:</u> Which operations did you use (select all)?

- a) and
- b) or
- c) add
- d) left shift
- e) right shift

#### **Memory Diagram:**

# Word vs Byte Addressing

- A word is a collection of bytes
  - Exact size depends on architecture
  - in LC2K and ARM, 4 bytes
    - **Double word** is 8 bytes
- LC2K is word addressable
  - Each address refers to a particular word in memory
  - Wanna move forward one int? Increment address by one
  - Wanna move forward one char? Uhhh...



- ARM (and most modern ISAs) is byte addressable
  - Each address refers to a particular byte in memory
  - Wanna move forward one int? Increment address by four
  - Wanna move forward one char? Increment address by one





# LEGv8 Memory Instructions

- Like LC2K, employs base + displacement addressing mode
  - Base is a register
  - Displacement is 9-bit immediate ±256 bytes—sign extended to 64 bits
- Unlike LC2K (which always transfers 4 bytes), we have several options in LEGv8

Category In	structionExample		Meaning	Comments
	load register	LDUR X1, [X2,40]	X1 = Memory[X2 + 40]	Doubleword from memory to
				register
Γ	store register	STUR X1, [X2,40]	Memory[X2 + 40] = X1	Doubleword from register to
				memory
	load signed word	LDURSW X1,[X2,40]	X1 = Memory[X2 + 40]	Word from memory to register
	store word	STURW X1, [X2,40]	Memory[X2 + 40] = X1	Word from register to memory
	load half	LDURH X1, [X2,40]	X1 = Memory[X2 + 40]	Halfword memory to register
	store half	STURH X1, [X2,40]	Memory[X2 + 40] = X1	Halfword register to memory
	load byte	LDURB X1, [X2,40]	X1 = Memory[X2 + 40]	Byte from memory to register
	store byte	STURB X1, [X2,40]	Memory[X2 + 40] = X1	Byte from register to memory
	move wide with zero	MOVZ X1,20, LSL 0	X1 = 20 or 20 * 2 <sup>16</sup> or 20 * 2 <sup>32</sup> or 20 * 2 <sup>48</sup>	Loads 16-bit constant, rest zeros
	move wide with keep	MOVK X1,20, LSL 0	$X1 = 20 \text{ or } 20 * 2^{16} \text{ or } 20$	Loads 16-bit constant, rest
			* 2 <sup>32</sup> or 20 * 2 <sup>48</sup>	unchanged





## D-Instruction fields

- Data transfer
- opcode and op2 define data transfer operation
- address is the ±256 bytes displacement
- Rn is the base register
- Rt is the destination (loads) or source (stores)
- More complicated modes are available in full ARMv8

opcode	address	op2	Rn	Rt
11 bits	9 bits	2 bits	5 bits	5 bits


Look over formatting on your own




# ARMISA

# LEGv8 Memory Instructions

- Registers are 64 bits wide
- But sometimes we want to deal with non-64-bit entities
  - E.g. ints (32 bits), chars (8 bits)
- When we load smaller elements from memory, what do we set the other bits to?



Option B: sign extend



We'll need different instructions for different options









# Load Instruction Sizes

How much data is retrieved from memory at the given address?

Desired amount of data to transfer?	Operation	Unused bits in register?	Example
64-bits (double word or whole register)	LDUR (Load unscaled to register)	N/A	0xFEDC_BA98_7654_3210
16-bits (half-word) into lower bits of reg	LDURH	Set to zero	0x0000_0000_0000_ <mark>3210</mark>
8-bits (byte) into lower bits of reg	LDURB	Set to zero	0x0000_0000_0000_00 <mark>10</mark>
32-bits (word) into lower bits of reg	LDURSW (load signed word)	Sign extend (0 or 1 based on most significant bit of transferred word)	0x0000_0000_ <b>7</b> 654_3210 or 0xFFFF_FFFF_ <b>F</b> 654_3210 (depends on bit 31)





## Load Instruction in Action

```
struct {
 int arr[25];
 char c;
                                         LDURB X3, [X4, #100]
} my_struct;
int func() {
 my struct.c++;
 // load value from mem into reg
 // then increment it
                                                                                 10
                                                                                      2600
  X3
                 10
                              Calculate address:
                               2500 + 100 = 2600
  X4
              2500
```



# Load Instruction in Action – other example

```
int my big number = -534159618; // 0xE0295EFE in 2's complement
                                                                      TODO: add other
int inc number() {
                                                                         instructions?
  my big number++;
                                              LDURSW X3, [X4, #0]
  // load value from mem into reg
  // then increment it
};
                         Sign extend (0xE0295EFE) to
                          64 bits \rightarrow 0x FFFFFFFE0295EFE
                                                                      FE
                                                                             2604
 X3
                                                                      5E
                                                                             2605
       FFFF...5EFE
                         Calculate address:
                          2604 + 0 = 2604
                                                                      29
                                                                             2606
 X4
           2604
                                                                      E0
                                                                             2607
          Need to sign extend,
       otherwise final register value
```



will be positive!!!

## But wait...

```
int my_big_number = -534159618; // 0xE0295EFE in 2's complement
```

• If I want to store this number in memory...

#### should it be stored like this?

... or like this?

FE	2604	EO
5E	2605	29
29	2606	58
EO	2607	FE



2604

2605

2606


2607

# Big Endian vs. Little Endian

#### Poll: Which do you prefer?

- a) Big Endian
- b) Little Endian

- Endian-ness: ordering of bytes within a word
  - Little Bigger address holds more significant bits
  - Big –Opposite, smaller address hold more significant bits
  - The Internet is big endian, x86 is little endian, LEG and ARMv8 can switch
    - But in general assume little endian. (Figures from Wikipedia)





## Store Instructions

• Store instructions are simpler—there is no sign/zero extension to consider (do you see why?)

Desired amount of data to transfer?	Operation	Example
64-bits (double word or whole register)	STUR (Store unscaled register)	0xFEDC_BA98_7654_3210
16-bits (half-word) from lower bits of reg	STURH	0x0000_0000_0000_ <mark>3210</mark>
8-bits (byte) from lower bits of reg	STURB	0x0000_0000_0000_00 <mark>10</mark>
32-bits (word) from lower bits of reg	STURW	0x1111_1111_ <b>F</b> 654_3210



## **Next Time**

- More examples on doing stuff in ARM assembly
  - Like if/else, while loops, etc
- Lingering questions / feedback? I'll include an anonymous form at the end of every lecture: <a href="https://bit.ly/3oXr4Ah">https://bit.ly/3oXr4Ah</a>

