EECS 370 - Lecture 19

Set-associative Caches



Announcements

- P3 due tonight
- HW 5 due Monday 4/3
- IA applications due 3/24 (Fri)



Resources


- Want extra examples with pipelining? Try playing with the "Pipeline Simulator" under "Resources" on the website
 - https://vhosts.eecs.umich.edu/370simulators/pipeline/simulator.html
 - Several pre-written programs you can step through to understand what's going on
 - Note that the project pipeline is slightly different



Review: Fully-associative caches **Memory** data tag A block can go 130 to any location **150** 160 10 200 11 210 **Address: 220** block offset tag **230** 14 240 3 bits 1 bit **250**



Review: Direct-mapped caches



Class Problem

- How many tag bits are required for:
 - 32-bit address, byte addressed, direct-mapped 32k cache, 128 byte block size, write-back

```
# Bytes in block = 128 \Rightarrow Block offset = 7 bits (*byte addressable*) # Lines = 32k / 128 = 256 \Rightarrow Line index = 8 bits

Tag bits = 32 - 7 - 8 = 17 bits
```

What is the overhead of this cache?

```
17 bits (Tag) + 1 bit (Valid) + 1 bit (Dirty) = 19 bits / line
19 bits / line * 256 lines = 4864 bits
4864 bits / 32KB = 1.9% overheads
```





Class Problem—Analyze performance

 Suppose that accessing a cache takes 10ns while accessing main memory in case of cache-miss takes 100ns. What is the average memory access time if the cache hit rate is 97%?

 To improve performance, the cache size is increased. It is determined that this will increase the hit rate by 1%, but it will also increase the time for accessing the cache by 2ns. Will this improve the overall average memory access time?



Class Problem—Analyze performance

 Suppose that accessing a cache takes 10ns while accessing main memory in case of cache-miss takes 100ns. What is the average memory access time if the cache hit rate is 97%?

$$AMAT = 10 + (1 - 0.97)*100 = 13 \text{ ns}$$

 To improve performance, the cache size is increased. It is determined that this will increase the hit rate by 1%, but it will also increase the time for accessing the cache by 2ns. Will this improve the overall average memory access time?

$$AMAT = 12 + (1 - 0.98)*100 = 14 \text{ ns}$$





Set-associative caches


- Fully-associative & direct mapped are two extremes:
 - Slow & full placement flexibility vs fast & no placement flexibility
 - Can we do something in the middle?
- Set associative caches:
 - Partition memory into regions
 - like direct mapped but fewer partitions
 - Associate a region to a set of cache lines
 - Check tags for all lines in a set to determine a HIT
- Treat each line in a set like a small fully associative cache
 - LRU (or LRU-like) policy generally used



Set-associative cache









Calculating all the bit sizes


<u>Poll:</u> How many sets are in a direct mapped cache with N cache lines?

tag set index block offset

- For a set-associative cache:
 - # block offset bits = log₂(block size)
 - # set index bits = log₂(# of sets)
 - # tag bits = rest of address bits
- Fully-associative
 - Special case where (# sets) = 1
- Direct-mapped:
 - Special case where (# sets) = (# cache lines)




Set-associative cache example (Write-back, Write allocate)






Set-associative cache (REF 1)






Set-associative cache (REF 1)






Set-associative cache (REF 2)






Set-associative cache (REF 2)






Set-associative cache (REF 3)






Set-associative cache (REF 3)






Set-associative cache (REF 4)






Set-associative cache (REF 4)






Set-associative cache (REF 5)






Set-associative cache (REF 5)






Set-associative cache (REF 6)






Set-associative cache (REF 6)





Set-associative cache (REF 6)







Cache Organization Comparison

Block size = 2 bytes, total cache size = 8 bytes for all caches


1. Fully associative (4-way associative)



2. Direct mapped



3. 2-way associative





Class Problem 1

• For a 32-bit address and 16KB cache with 64-byte blocks, show the breakdown of the address for the following cache configuration:

A) fully associative cache

B) 4-way set associative cache

C) Direct-mapped cache



Class Problem 1

• For a 32-bit address and 16KB cache with 64-byte blocks, show the breakdown of the address for the following cache configuration:

A) fully associative cache

C) Direct-mapped cache

```
Block Offset = 6 bits

#lines = 256 Line Index = 8 bits

Tag = 32 - 6 - 8 = 18 bits
```

B) 4-way set associative cache



What about cache for instructions

- We've been focusing on caching loads and stores (i.e. data)
- Instructions should be cached as well
- We have two choices:
 - Treat instruction fetches as normal data and allocate cache lines when fetched
 - 2. Create a second cache (called the instruction cache or ICache) which caches instructions only
 - More common in practice

How do you know which cache to use? What are advantages of a separate ICache?



Integrating Caches into Pipeline

- How are caches integrated into a pipelined implementation?
 - Replace instruction memory with Icache
 - Replace data memory with Dcache
- Issues:
 - Memory accesses now have variable latency
 - Both caches may miss at the same time



Next time

- How to properly choose cache parameters?
 - Start by classifying why misses occur
- Lingering questions / feedback? I'll include an anonymous form at the end of every lecture: https://bit.ly/3oXr4Ah





Extra Slides



Improving our Caches

- If our cache is getting a lot of misses, how do we improve it?
 - Depends on why the misses occurring
 - Is the cache too small? Is the associativity too restrictive? Something else?
- A decent first step is to **classify** the types of missing we are observing



Classifying Cache Misses

- Cache misses happen for 3* reasons
 - The 3C's of Cache misses:
- Compulsory miss
 - We've never accessed this data before
- Capacity miss
 - Cache is not large enough to hold all the data
 - May have been avoided if we used a bigger cache
- Conflict miss
 - Cache is large enough to hold data, but was replaced due to overly restrictive associativity
 - May have been avoided if we used a higher-associative cache

^{*}On multi-core systems, there's a 4th C – take EECS 470/570 to learn more



Classifying Cache Misses

- Scenario: run given program on system with N-way cache of size M
 - Identify each miss
- We can classify each miss in a program by simulating on 3 different caches
 - If miss still occurs in cache where size >= memory size: compulsory miss
 - Else, if miss occurs in fully associative cache of size M: capacity miss
 - Else, if miss occurs in N-way cache of size M (original cache): conflict miss



3C's Sample Problem

Consider a cache with the following configuration: write-allocate, total size is 64 bytes, block size is 16 bytes, and 2-way associative. The memory address size is 16 bits and byte-addressable. The replacement policy is LRU. The cache is empty at the start.

For the following memory accesses, indicate whether the reference is a hit or miss, and the type of a miss (compulsory, conflict, capacity)



3 C's Practice Problem – 3 C's

<u>Poll:</u> How many hits occur in an infinitely large cache?

Address	Infinite	FA	SA	3Cs
0x00				
0x14				
0x27				
0x08				
0x38				
0x4A				
0x18				
0x27				
0x0F				
0x40				

3 C's Practice Problem – 3 C's

<u>Poll:</u> How many blocks will be in a 64 byte FA cache?

Address	Infinite	FA	SA	3Cs
0x00	M			Compulsory
0x14	M			Compulsory
0x27	M			Compulsory
0x08	Н			
0x38	M			Compulsory
0x4A	M			Compulsory
0x18	Н			
0x27	Η			
0x0F	Η			
0x40	Н			

$3 \ C's \ Practice \ Problem - 3 \ C's \ ^{64 \ bytes \ total, \ 16 \ byte}_{blocks, \ 2-way, \ 2 \ sets}$

Address	Infinite	FA	SA	3Cs
0x00	M	M		Compulsory
0x14	M	M		Compulsory
0x27	M	M		Compulsory
0x08	Н	Н		
0x38	M	M		Compulsory
0x4A	M	M		Compulsory
0x18	Н	M		
0x27	Н	M		
0x0F	Н	M		
0x40	Н	Н		



$3 \ C's \ Practice \ Problem - 3 \ C's \ ^{64 \ bytes \ total, \ 16 \ byte}_{blocks, \ 2-way, \ 2 \ sets}$

Address	Infinite	FA	SA	3Cs
0x00	M	M	M	Compulsory
0x14	M	M	M	Compulsory
0x27	M	M	M	Compulsory
0x08	Н	Н	Н	
0x38	M	M	M	Compulsory
0x4A	M	M	M	Compulsory
0x18	Н	M	Н	
0x27	Н	M	M	Capacity
0x0F	Н	M	M	Capacity
0x40	Н	Н	M	Conflict

