# EECS 370 - Lecture 11 Multi-Cycle Data Path



#### Announcements

- P2
  - Two parts: part a is due Thu 2/16
- HW 3
  - Posted on website, due Mon 2/20
  - 3 submissions on Gradescope
    - Individual part
    - Group part
    - Practice exam (also group)
- Midterm exam Thu March 9, 7-9pm
  - More details soon
- Questions about symbol & relocation tables?
  - <a href="https://eecs370.github.io/#resources">https://eecs370.github.io/#resources</a>




## Lingering questions from last time

- "Is it correct that Mealy and Moore machines can perform transitions in similar ways, but a Moore machine's output is determined by state only (rather than state and input)?"
  - Correct! Mealy machines tend to be a bit more compact, but unstable inputs result in unstable outputs


• Remember, you can post questions on Slido, or fill out this "end of lecture" form:




#### **LC2K Single-Cycle Datapath Implementation**




#### **Executing an ADD Instruction on LC2K Datapath**




#### **Executing an ADD Instruction on LC2K Datapath**



#### **Executing a NOR Instruction**




#### **Executing a NOR Instruction**




#### **Executing a LW Instruction**







#### **Executing a LW Instruction**




#### **Executing a SW Instruction**




#### **Executing a SW Instruction**




#### **Executing a BEQ Instruction**



#### **Executing "not taken" BEQ Instruction on LC2K Datapath**



#### Executing a "taken" BEQ Instruction on LC2K Datapath




## So Far, So Good


- Every architecture seems to have at least one "ugly" instruction
  - Something that doesn't elegantly fit in with the hardware we've already included
- For LC2K, that ugly instruction is JALR
  - It doesn't fine into our nice clean datapath
- To implement JALR we need to:
  - Write PC+1 into regB
  - Move regA into PC
- Right now there is:
  - No path to write PC+1 into a register
  - No path to write a register to the PC




#### **Executing a JALR Instruction**




#### **Executing a JALR Instruction**



#### What if regA = regB for JALR?



#### **Changes for JALR 1 1 Instruction**



#### **JALR**

 The following slides show what hardware modifications are needed to support JALR

 To avoid cluttering future diagrams, we will not show these hardware additions



## What's Wrong with Single-Cycle?

- All instructions run at the speed of the slowest instruction.
- Adding a long instruction can hurt performance
  - What if you wanted to include multiply?
- You cannot reuse any parts of the processor
  - We have 3 different adders to calculate PC+1, PC+1+offset and the ALU
- No benefit in making the common case fast
  - Since every instruction runs at the slowest instruction speed
    - This is particularly important for loads as we will see later



## What's Wrong with Single-Cycle?

- 1 ns Register read/write time
- 2 ns ALU/adder
- 2 ns memory access
- 0 ns MUX, PC access, sign extend, ROM

	Get Instr	read reg	ALU oper.	mem	write reg	
• add:	2ns	+ 1ns	+ 2ns		+ 1 ns	= 6 ns
• beq:	2ns	+ 1ns	+ 2ns			= 5 ns
• sw:	2ns	+ 1ns	+ 2ns	+ 2ns		= 7 ns
• lw:	2ns	+ 1ns	+ 2ns	+ 2ns	+ 1ns	= 8 ns

**Poll:** What is the latency of lw?



## Computing Execution Time

```
Assume: 100 instructions executed 25% of instructions are loads, 10% of instructions are stores, 45% of instructions are adds, and 20% of instructions are branches.

Single-cycle execution:
```

??

Optimal execution:

55

<u>Poll:</u> What is the single-cycle execution time?

How fast could this run if we weren't limited by a single-clock period?



## Computing Execution Time

Assume: 100 instructions executed

25% of instructions are loads,

10% of instructions are stores,

45% of instructions are adds, and

20% of instructions are branches.

Single-cycle execution:

100 \* 8ns = **800** ns

Optimal execution:

25\*8ns + 10\*7ns + 45\*6ns + 20\*5ns = 640 ns




## Multiple-Cycle Execution


- Each instruction takes multiple cycles to execute
  - Cycle time is reduced
  - Slower instructions take more cycles
  - Faster instruction take fewer cycles
    - We can start next instruction earlier, rather than just waiting
  - Can reuse datapath elements each cycle
- What is needed to make this work?
  - Since you are re-using elements for different purposes, you need more and/or wider MUXes.
  - You may need extra registers if you need to remember an output for 1 or more cycles.
  - Control is more complicated since you need to send new signals on each cycle.




#### **LC2K Datapath – cycle groups**




#### **Multi-cycle LC2 Datapath**



#### State machine for multi-cycle control signals (transition functions)




## Implementing FSM





## Building the Control ROM






## First Cycle (State 0) Fetch Instr

- What operations need to be done in the first cycle of executing any instruction?
  - Read memory[PC] and store into instruction register.
    - Must select PC in memory address MUX (MUX<sub>addr</sub>= 0)
    - Enable memory operation (Mem<sub>en</sub>= 1)
    - R/W should be (read) (Mem<sub>r/w</sub>= 0)
    - Enable Instruction Register write (IR<sub>en</sub>= 1)
  - Calculate PC + 1
    - Send PC to ALU (MUX<sub>alu1</sub> = 0)
    - Send 1 to ALU (MUX<sub>alu2</sub> = 01)
    - Select ALU add operation (ALU<sub>op</sub> = 0)
  - $PC_{en} = 0$ ;  $Reg_{en} = 0$ ;  $MUX_{dest}$  and  $MUX_{rdata} = X$
- Next State: Decode Instruction




# First Cycle (State 0) Fetch Instr

This is the same for all instructions (since we don't know the instruction yet!)




## First Cycle (State 0) Fetch Instr

This is the same for all instructions (since we don't know the instruction yet!)



## Building the Control ROM





#### Next time

- Finish up multi-cycle processors
- Introduce pipelining
- Lingering questions / feedback? I'll include an anonymous form at the end of every lecture: <a href="https://bit.ly/3oXr4Ah">https://bit.ly/3oXr4Ah</a>



