

# EECS 370 - Lecture 12

## Introduction to Pipelining




# Announcements

- P2
  - Two parts: part a is due **Thu 2/16**
- HW 3
  - Posted on website, due **Mon 2/20**
  - **3 submissions on Gradescope**
    - Individual part
    - Group part
    - Practice exam (also group)
- Midterm exam **Thu March 9, 7-9pm**
  - Sample exams on website
  - Up through pipelining covered

# Review: What's Wrong with Single-Cycle?


- **All instructions run at the speed of the slowest instruction.**
- Adding a long instruction can hurt performance
  - What if you wanted to include multiply?
- You cannot reuse any parts of the processor
  - We have 3 different adders to calculate  $PC+1$ ,  $PC+1+offset$  and the ALU
- No benefit in making the common case fast
  - Since every instruction runs at the slowest instruction speed
    - This is particularly important for loads as we will see later

# Review Multi-cycle LC2K Datapath




Each red signal comes from "Control"  
(implemented via ROM as before)

# State machine for multi-cycle control signals (transition functions)



Note: we aren't worrying about JALR instruction in hardware going forward

# Building the Control ROM




# First Cycle (State 0) Fetch Instr

- What operations need to be done in the first cycle of executing any instruction?
  - Read memory[PC] and store into instruction register.
    - Must select PC in memory address MUX ( $MUX_{addr} = 0$ )
    - Enable memory operation ( $Mem_{en} = 1$ )
    - R/W should be (read) ( $Mem_{r/w} = 0$ )
    - Enable Instruction Register write ( $IR_{en} = 1$ )
  - Calculate PC + 1
    - Send PC to ALU ( $MUX_{alu1} = 0$ )
    - Send 1 to ALU ( $MUX_{alu2} = 01$ )
    - Select ALU add operation ( $ALU_{op} = 0$ )
  - $PC_{en} = 0$ ;  $Reg_{en} = 0$ ;  $MUX_{dest}$  and  $MUX_{rdata} = X$
- Next State: Decode Instruction

# First Cycle (State 0) Fetch Instr


This is the same for all instructions  
(since we don't know the instruction yet!)






# First Cycle (State 0) Fetch Instr


This is the same for all instructions  
(since we don't know the instruction yet!)



# Building the Control ROM



## State 1: instruction decode




# State 1: output function

Poll: What will the control bits be?


Update PC; read registers (regA and regB);  
use opcode to determine next state

Note: since RF read  
latency is same as  
clock period, RF  
data isn't available  
until next cycle




# State 1: output function

Update PC; read registers (regA and regB);  
use opcode to determine next state




# Building the Control ROM

How do we set  
next state??  
Let's come  
back to that...




## State 2: Add cycle 3



## State 2: **Add** Cycle 3 Operation


Send control signals to MUX to select values of regA and regB and control signal to ALU to add






## State 2: Add Cycle 3 Operation


Send control signals to MUX to select values of regA and regB and control signal to ALU to add



# Building the Control Rom




## State 3: Add cycle 4




# Add Cycle 4 (State 3) Operation

Send control signal to address MUX to select dest and to data MUX to select ALU output, then send write enable to register file.




# Add Cycle 4 (State 3) Operation


Send control signal to address MUX to select dest and to data MUX to select ALU output, then send write enable to register file.



# Building the Control Rom




# Return to State 0: Fetch cycle to execute the next instruction




# Control Rom for nand (4 and 5)

Same output as  
add except  
 $ALU_{op}$  and Next  
State







# What about the transition from state 1?




# Complete transition function circuit



# Control Rom (use of 1111 state)




# Return to State 0: Fetch cycle to execute the next instruction




# State 6: LW cycle 3

Calculate address for memory reference




# State 6: LW cycle 3

Calculate address for memory reference




# Control Rom (lw cycle 3)



# State 7: LW cycle 4

## Read memory location

Loaded data stored in "data" reg  
(analogous to the Instruction Reg)







# State 7: LW cycle 4

## Read memory location

Loaded data stored in "data" reg  
(analogous to the Instruction Reg)




Control Rom (lw cycle 4)




# State 8: LW cycle 5

Write memory value to register file




# State 8: LW cycle 5


Write memory value to register file



## Control Rom (lw cycle 5)




# Return to State 0: Fetch cycle to execute the next instruction




Same as lw, except  $\text{Mem}_{r/w}$  and Next State

## Control Rom (sw cycles 3 and 4)



# Return to State 0: Fetch cycle to execute the next instruction






# State 11: beq cycle 3


Poll: What will the control bits be?

Calculate target address for branch




# State 11: beq cycle 3

Calculate target address for branch




# Control Rom (beq cycle 3)



# State 12: beq cycle 4


There's a subtle bug here... can you find it?

Write target address into PC  
if ( $\text{data}_{\text{rega}} == \text{data}_{\text{regb}}$ )




# State 12: beq cycle 4

Write target address into PC  
if ( $\text{data}_{\text{rega}} == \text{data}_{\text{regb}}$ )



Control Rom (beq cycle 4)



# Single vs Multi-cycle Performance

1 ns – Register File read/write time

2 ns – ALU/adder

2 ns – memory access

0 ns – MUX, PC access, sign extend,  
ROM

Poll: How many ns does SC take?  
MC?

1. Assuming the above delays, what is the best cycle time that the LC2k multi-cycle datapath could achieve? Single cycle?
2. Assuming the above delays, for a program consisting of 25 LW, 10 SW, 45 ADD, and 20 BEQ, which is faster?

# Single vs Multi-cycle Performance

1 ns – Register File read/write time

2 ns – ALU/adder

2 ns – memory access

0 ns – MUX, PC access, sign extend,  
ROM

1. Assuming the above delays, what is the best cycle time that the LC2k multi-cycle datapath could achieve? Single cycle?

$$\text{MC: } \text{MAX}(2, 1, 2, 2, 1) = 2\text{ns}$$

$$\text{SC: } 2 + 1 + 2 + 2 + 1 = 8\text{ ns}$$

2. Assuming the above delays, for a program consisting of 25 LW, 10 SW, 45 ADD, and 20 BEQ, which is faster?

$$\text{SC: } 100 \text{ cycles} * 8 \text{ ns} = 800 \text{ ns}$$

$$\text{MC: } (25*5 + 10*4 + 45*4 + 20*4)\text{cycles} * 2\text{ns} = 850 \text{ ns}$$





# Single and Multi-cycle performance

- Wait, multi-cycle is worse??
- For our ISA, most instructions take about the same time
- Multi-cycle shines when some instructions take much longer
- E.g. if we add a long latency instruction like multiply:
  - Let's say operation takes 10 ns, but could be split into 5 stages of 2 ns
  - SC: clock period = 16 ns, performance is 1600 ns
  - MC: clock period = 2 ns, performance is 850 ns

# Performance Metrics – Execution time

- What we really care about in a program is **execution time**
  - **Execution time** = total instructions executed X CPI x clock period
  - The "Iron Law" of performance
- CPI = **average** number of clock **cycles per instruction** *for an application*
- To calculate multi-cycle CPI we need:
  - Cycles necessary for each type of instruction
  - Mix of instructions executed in the application (dynamic instruction execution profile)

Poll: What are the units of  
(instructions executed x CPI x  
clock period)?


# Datapath Summary

- Single-cycle processor
  - $\text{CPI} = 1$  (by definition)
  - clock period =  $\sim 10$  ns
- Multi-cycle processor
  - $\text{CPI} = \sim 4.25$
  - clock period =  $\sim 2$  ns
- Better design:
  - $\text{CPI} = 1$
  - clock period =  $\sim 2$  ns
- How??
  - Work on multiple instructions at the same time


# Pipelining

- Want to execute an instruction?
  - Build a processor (multi-cycle)
  - Find instructions
  - Line up instructions (1, 2, 3, ...)
  - Overlap execution
    - Cycle #1: Fetch 1
    - Cycle #2: Decode 1      Fetch 2
    - Cycle #3: ALU 1      Decode 2      Fetch 3
    - .....
  - This is called pipelining instruction execution.
  - Used extensively for the first time on IBM 360 (1960s).
  - CPI approaches 1.

# Pipelining



# Pipelining




# Pipelined implementation of LC2K

- Break the execution of the instruction into cycles.
  - Similar to the multi-cycle datapath
- Design a separate datapath **stage** for the execution performed during each cycle.
  - Build **pipeline registers** to communicate between the stages.
  - Whatever is on the left gets written onto the right during the next cycle
  - Kinda like the **Instruction Register** in our multi-cycle design, but we'll need one for each stage



# Our new pipelined datapath





# Next time

- More pipelining
- Lingering questions / feedback? I'll include an anonymous form at the end of every lecture: <https://bit.ly/3oXr4Ah>

