


Module 5

VHDL Coding Styles

Organization

Folder	Date Modified	Type
Counter_1	10/23/2014 5:27 PM	File folder
Counter_2	10/23/2014 10:49 ...	File folder
Dff_1	10/6/2014 9:31 PM	File folder
Dff_2	10/6/2014 9:39 PM	File folder
Dff_compare	10/7/2014 5:00 PM	File folder
Hex_to_7_Seg	11/3/2014 9:24 PM	File folder
Latch_1	10/30/2014 5:14 PM	File folder
Latch_2	10/30/2014 5:14 PM	File folder
LFSR_18	10/23/2014 5:45 PM	File folder
LFSR_71	11/4/2014 3:34 PM	File folder
Mem_Demo	11/24/2014 1:08 PM	File folder
Memory_1	11/4/2014 3:34 PM	File folder
Memory_2	11/24/2014 7:16 PM	File folder
Mult_1	11/20/2014 4:02 PM	File folder
P_Load_1	10/30/2014 5:14 PM	File folder



- Memory_2.tcl
- Memory_2
- test_Memory_2


Types of Coding styles

- Structural
 - Uses Component Instantiation
- Behavioral
 - Uses Process Statements
- Dataflow
 - Uses Boolean logic and concurrent signal assignments
- Mixed
 - Uses all three

Example - Full Adder

TRUTH TABLE (Full Adder - 1bit)

X	Y	Cin	Cout	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



Full Adder Behavioral

- A behavioral style architecture does not imply a specific hardware implementation.
- A behavioral style architecture simply tells the circuit how to behave.
- By using a behavioral style it allows the compiler to determine the specific hardware implementation.

Full Adder Behavioral

```
1  -----
2  -- Full Adder
3  -- Created by:   Jordan Christman
4  -----
5  -- Library's
6  library IEEE;
7  use IEEE.STD_LOGIC_1164.ALL;
8
9  -- Entity declaration
10 entity Full_Adder is
11     port (
12         S      : out std_logic;
13         C_out   : out std_logic;
14         x       : in  std_logic;
15         y       : in  std_logic;
16         C_in    : in  std_logic);
17 end Full_Adder;
18
19 -- Behavioural architecture (Easier to read)
20 architecture behavior of Full_Adder is
21
22     signal inputs    : std_logic_vector(2 downto 0);
23     signal outputs    : std_logic_vector(1 downto 0);
24
25 begin
26
27     -- Combine inputs & outputs into std_logic_vector
28     inputs <= C_in & x & y;
29     C_out <= outputs(1);
30     S <= outputs(0);
31
32     adder_proc : process(inputs)
33     begin
34         case inputs is
35             when "000" =>
36                 outputs <= "00";
37             when "001" =>
38                 outputs <= "01";
39             when "010" =>
40                 outputs <= "01";
41             when "011" =>
42                 outputs <= "10";
43             when "100" =>
44                 outputs <= "01";
45             when "101" =>
46                 outputs <= "10";
47             when "110" =>
48                 outputs <= "10";
49             when "111" =>
50                 outputs <= "11";
51             when others =>
52                 outputs <= (others => 'X');
53         end case;
54     end process adder_proc;
55 end behavior;
```

Full Adder Structural

```
16 architecture structure of adder_1 is
17
18     component full_adder_1 is
19     Port (
20         s      : out std_logic;
21         c_out   : out std_logic;
22         x      : in  std_logic;
23         y      : in  std_logic;
24         c_in    : in  std_logic
25     );
26 end component;
27
28 signal carry    : std_logic_vector(bit_depth-1 downto 0);
29 begin
30
31     sum_0 : full_adder_1 port map(s(0), carry(0), x(0), y(0), c_in);
32
33     full_adders:
34     for i in 1 to bit_depth-1 generate
35         sum_x : full_adder_1 port map(s(i), carry(i), x(i), y(i), carry(i-1));
36     end generate full_adders;
37
38     c_out <= carry(bit_depth-1);
39
40 end structure;
```

Full Adder Dataflow

- Data flow architecture tells the compiler how to implement the VHDL file by specifying the hardware at a gate level.
- Data Flow architecture describes how data flows through a system

```
14 architecture dataflow of Full_Adder_1 is
15     begin
16
17         C_out <= (C_in and (x xor y)) or (x and y);
18         S <= x xor y xor C_in;
19
20     end dataflow;
```


State Machines

- A state machine is a somewhat complex counter that can count out of order based on other control signals.
- The count of a state machine is usually referred to as the state.
- See an example of a state machine used in a change dispensing system, located in the references section

Summary

- When design VHDL files make sure to stay organized
- There are multiple different ways you can design a circuits architecture
- When you are coding a VHDL architecture make sure that you try to make it as readable as possible