

Module 7.1

ModelSim

ModelSim

- Used to simulate and test your VHDL design
- Very useful tool for debugging and making sure your design is working properly
- You can test your designs in ModelSim and then synthesize them in Xilinx tool set


Model*Sim*®

Simulation Steps

- 1) Code all necessary VHDL files

- Files include:

- *.tcl file
 - Design File
 - Test Bench




- 2) Navigate to your VHDL design directory
- 3) Create a ModelSim library
- 4) Compile
- 5) Simulate


Step 1 Code VHDL files

- Step 1 is to create the necessary VHDL files which include
 - Design file
 - Test Bench
 - A *.tcl file


Note the organization this will help when you are looking for a specific design file



Open ModelSim




Step 2 Change Directory



Step 3 Create a Library

- For every ModelSim project you create, you need to have a ModelSim library.
- Once you create a library in a directory ModelSim will detect it the next time you navigate to that directory

Step 3 Create a Library




Step 4 Compile

- Select Compile → Compile and then select your VHDL design and the test bench
- Hit Compile
- Both the test bench and design files are VHDL files (extension *.vhd)
- Any errors in your VHDL design or test bench will show up in the transcript window
- If you have any errors, modify the VHDL files and then repeat this process until there are no errors

Step 5 Simulate

- Expand the work library in the library window
- Double click on the test bench VHDL entity
 - This should launch the ModelSim Simulation Window
- In the sim-default window right click on the “dev_to_test” or “UUT” instance and navigate to “add-to wave-all items in region
- Then type “run 80 ns” in the transcript window or however long you want your simulation to run for


Step 5 Simulate




Step 4 & 5

- We can combine steps 4 and 5 in one step with the use of a *.tcl file
- After step 3 click
 - Tools→Tcl→Execute Macro
- This should then select both your VHDL designs compile them and then run the simulation
- I will provide the *.tcl script for all the VHDL designs in the labs

Step 4 & 5




Tips & Tricks



Tips & Tricks

- Right click on a signal in the simulation window and select radix and change to the value that makes the most sense



Summary

- You need to have a ModelSim library for every project
- You can manually compile and simulate your designs however using *.tcl scripts are a much easier and faster way of simulating