Module 3

VHDL Syntax

Basics

Syntax	What does it do
	VHDL Comment
:=	Assigns an initial value
=>	Assigns object on right value of object on left
<=	Assigns object on left value of object on right
i	Indicates end of line
:	Used to Specify a data type for an Object
`1 ′	Value of a std_logic
"100"	Value of a std_logic_vector (3 bits)
Rising_edge	Refers to the rising edge of a signal

```
1 -- This is a comment in VHDL
2
3 □-- Define signal "A" as type integer with
  -- initial value of 4
    signal A : integer := 4);
 6
7 \( \beta -- \) Define signal "B" as type unsigned with
8 -- initial value of 0000
   signal B : unsigned(3 downto 0) := "0000";
10
11 \(\beta^{--}\) Define signal "B1" as type unsigned with
12 -- initial value of 0000
13 signal B1 : unsigned(3 downto 0) := (others => '0');
14
15 🖨-----
16 -- Note
17 -- Signals B and B1 are the same!
18
19
20 \psi -- Define signal "C" as type unsigned with
21 -- initial value of 1111
    signal C : unsigned(3 downto 0) := "1111";
23
24 \(\beta\)-- Define signal "C1" as type unsigned with
25 -- initial value of 1111
26 signal C1 : unsigned(3 downto 0) := (others => '1');
27
28 白------
29 -- Note
30 -- Signals C and C1 are the same!
  -- Do you understand how the others statement works?
31
```

```
-- Assigning values to std logic vectors
   □-- Define signal A as a std logic vector data type
   -- with an initial value of 11111111
    signal A : std logic vector(7 downto 0) := (others => '1');
 6
   □-- Define signal A reg as a std logic vector data type
   -- with an initial value of 00000000
    signal A reg : std logic vector(7 downto 0) := (others => '0');
9
10
11
12
    -- Note:
    -- Right now signal A = 111111111 and A reg = 00000000
13
14
15
    -- Set signal A equal to signal A reg
16
17
    A <= A reg;
18
19
    -- Note:
20
    -- Right now signal A = 00000000 and A reg = 00000000
21
```

Common Keywords


Word	Definition
Entity	a primary design unit
Architecture	A secondary design unit
Port	interface definition, also port map
Generic	introduces generic part of a declaration
Signal	declaration that an object is a signal
Constant	declares an identifier to be read only
Begin	start of a begin end pair
End	part of many statements, may be followed by word and id
Others	Assigns all unpicked bits in a std_logic_vector, unsigned, or signed data type

For Loop Statement

 Used to generate multiple instances of same logic

For loops go away after


synthesis



```
-- VHDL for loop example
for a in 0 to 4 loop
     C(i) \leftarrow A(i) and B(i);
end loop;
   A(0)
   B(0)
   B(1)
   B(2)
   B(3)
```

If Statement

 Conditional statement must evaluate to a True or False result



 The else statement is not necessary, if unused replace the else statement with end if

```
Single "If" "Else" Statement
 if (enable ='1') then
     result <= A:
 else
    result <= (others => '0');
 end if;
       INVALID!
if (enable + check) then
    result <= A:
end if:
        VALID
if(enable = '0') then
     result <= A:
end if:
```

If Statement

- VHDL supports multiple If Else statements.
- Note:

Syntax is "elsif" Instead of "else if"

Multiple "If" "Else" Statement

```
if(a in(0) = '1') then
    encode <= "000";
elsif(a in(1) = '1') then
    encode <= "001";
elsif(a in(2) = '1') then
    encode <= "010";
elsif(a_in(3) = '1') then
    encode <= "011";
elsif(a in(4) = '1') then
    encode <= "100";
elsif(a in(5) = '1') then
   encode <= "101";
elsif(a in(6) = '1') then
    encode <= "110";
elsif(a in(7) = '1') then
    encode <= "111";
else
    encode <= (others => 'X');
end if:
```

Case Statement

- Checks an inputs against multiple "cases"
- Keywords: case, when, end case
- Note: the direction of the => and <=</p>

```
case inputs is
    when "000" =>
        outputs <= "00";
    when "001" =>
        outputs <= "01";
   when "010" =>
        outputs <= "01";
    when "011" =>
       outputs <= "10";
    when "100" =>
        outputs <= "01";
    when "101" =>
       outputs <= "10";
    when "110" =>
        outputs <= "10";
    when "111" =>
        outputs <= "11";
    when others =>
        outputs <= (others => 'X');
end case:
```

Signal Assignments

- Signal assignments are used to assign a specific value to a signal
- Signals can be assigned set values such as '1' or 'o' or they can be set to values of other signals
- Signal assignments are always happening. These are <u>not</u> sequential operations

```
nxt_state <= state;
shift <= '0';
add <= '0';
load_data <= '0';
data_ready <= '0';</pre>
```

VHDL Process

- A Process is evaluated when a signal in the sensitivity list has changed state
- A VHDL process contains several parts

```
Sensitivity List

Begin Statement

End Process Statement
```

Begin

```
Sensitivity List
      Name
  state proc: process(clk)
      begin
      if rising edge(clk) then
          if(reset = '0') then
               state <= init;
          else
               state <= nxt state;
          end if;
      end if;
  end process state proc;
End Process
```

Component Instantiation

Component Instantiations take place in architecture body

```
component Hex_to_7_Seg is
port (
    seven_seg : out std_logic_vector(6 downto 0);
    hex : in std_logic_vector(3 downto 0));
end component;
```

```
Notepad<sub>++</sub>
     -- USR
     library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
    use IEEE.numeric std.all;
 4
 5
   ⊟entity USR is
    ⊟generic (
        data width : integer := 8);
 8
   port (
10
                     : out std logic vector(data width - 1 downto 0);
        A
11
                     : in std logic vector(data width - 1 downto 0);
        I
12
         S
                     : in std logic vector(2 downto 0);
13
                     : in std logic;
        reset
14
        clk
                     : in std logic);
15
    end USR;
16
   □architecture behavior of USR is
18
     signal A reg : std logic vector(data width - 1 downto 0);
19
20
21
   □begin
22
23
        A <= A reg;
24
```

end behavior;

```
25 日
        USR proc: process(clk)
26
        begin
27 白
             if (rising edge (clk)) then
28
                 if (reset = '0') then
29
                    A reg <= (others => '0');
                 else
31
                     case S is
                                                                                                             Keywords
                         when "00" => -- Hold
33
                            A reg <= A reg;
34
                         when "01" => -- Right shift
35
                             A reg(data width - 1) <= '0';
36
                            A reg(data width - 2 downto 0) <= A reg(data width - 1 downto 1);
37
                                                                                                      Data Types
39
                         when "10" => -- Left shift
                            A reg(data width - 1 downto 1) <= A reg(data width - 2 downto 0);
40
                            A reg(0) <= '0';
41
42
                         when "11" => -- Parallel Load
                                                                                                            Statements
44
                             A reg <= I;
45
46
                         when others => -- Error code
                            A reg <= (others => 'X');
47
48
49
                     end case;
50
                 end if;
51
             end if;
52
        end process USR proc;
```

Summary

As with any language VHDL has specific ways of assigning values, creating comments, etc...

VHDL supports If, and case statements as well as for loops

Everything that is not inside a process is always happening (VHDL is NOT sequential)

Component Instantiations are references to other VHDL designs