## Module 6

# **Test Benches**

#### **Test Bench Information**

- A test bench is a model used to exercise and verify that your
   VHDL model is working as you expect
- Most of the debugging will occur as you are testing your VHDL design against the test bench
- It is most ideal to have a separate party develop the test bench

#### Test Benches


- Test Benches consist of:
  - Entity
    - Contains no ports or generics
  - Architecture
    - Declares, instantiates, and wires together the driver model and the model under test
    - The driver model provides stimulus and verifies the response of the model under test

#### **Test Bench Outline**

```
□-- Example Test bench outline
    L-- Libraries
                                                          26
     library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
     use IEEE.numeric std.all;
                                                          29
                                                          30
 6
                                                          31
    □-- libraries that are only supported
                                                          32
     -- test benches (these libraries will not
    -- synthesise)
                                                          33
 9
                                                          34
     use std.textio.all;
10
                                                          35
11
     use ieee.std logic textio.all;
                                                          36
12
                                                          37
    entity [test bench entity] is
                                                          38
14
     end:
                                                          39
15
                                                          40
    parchitecture test of [test bench entity] is
                                                          41
    □-- Instantiate component of the VHDL entity your
                                                          42
18
     -- testing
                                                          43
19
                                                          44
    component [name of entity tested]
    □-- Instantiate component of the design
     --- your testing here
23
     end component;
24
```

```
-- (To Do) create signals used in your test bench
begin
    -- Sometimes this is called UUT (Unit Under Test)
    dev to test:
                  [name of entity tested] port map (
    -- Define inputs and outputs here
    expected proc : process(inputs)
        begin
            -- Place code here that gives you the results you want
            -- For example for every input you will specify what the
            -- output should be
        end process expected proc;
        stimulus : process
            begin
                -- Place your code that goes through and applies
                -- a stimulus to the dev to test also known as
                -- UUT (Unit Under Test)
    end process stimulus;
end test;
```

## Test Bench Block Diagram



```
-- test USR
     library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
     use IEEE.numeric std.all;
     use std.textio.all;
     use ieee.std logic textio.all;
     use work.sim mem init.all;
10
   pentity test USR is
    end;
13
   parchitecture test of test USR is
15
   component USR
   □generic (
                     : integer := 8);
         data width
19
   port (
            : out std logic vector(data width - 1 downto 0);
                        : in std logic vector(data_width - 1 downto 0);
                        : in std logic;
                       : in std logic;
        reset
                        : in std logic);
24
         clk
     end component;
```

```
constant data width : integer := 8;
    signal data in
                   : std logic vector(data width - 1 downto 0);
    signal data out : std logic vector(data width - 1 downto 0);
    signal expected : std logic vector(data width - 1 downto 0);
    signal sel : std_logic_vector(1 downto 0);
    signal clk : std_logic := '1';
    signal reset : std logic := '1';
33
34
35
    constant in fname : string := "input.csy";
    constant out fname : string := "output.csv";
    file input file
                     : text;
    file output file
                     : text;
39
40
    begin
41
42
        dev to test: USR
           generic map (data width)
43
           port map(data out, data in, sel, reset, clk);
44
45
46
        stimulus: process
47
       variable input line
                          : line:
48
       variable WriteBuf : line;
49
       50
51
52
                          : std logic vector(7 downto 0);
       variable out slv
53
        variable ErrCnt
                             : integer := 0;
```

```
56
         begin
57
             file open (input file, in fname, read mode);
              file open (output file, out fname, read mode);
58
59
60
              while not (endfile (input file)) loop
61
62
                  readline (input file, input line);
63
64
                  for i in 0 to 6 loop
65
66
                      read(input line, in char);
67
                      in slv := std logic vector(to unsigned(character'pos(in char), 8));
68
                      -- i is the column number of input file
69
70
                      if(i = 3) then
71
                          data in(7 downto 4) <= ASCII to hex(in slv);</pre>
72
                      elsif(i = 4) then
73
                          data in(3 downto 0) <= ASCII to hex(in slv);</pre>
                      elsif(i = 6) then
74
75
                          sel <= in slv(1 downto 0);</pre>
76
                      end if:
77
                  end loop;
78
79
                  readline (output file, input line);
80
81
                  clk <= '0';
82
                  wait for 10 ns;
83
```

```
84
                   for i in 0 to 4 loop
 85
                       read(input line, in char);
 86
                       out slv := std logic vector(to unsigned(character'pos(in char), 8));
 87
 88
                      -- i is the column number of the output file
 89
                      if(i = 3) then
 90
                           expected (7 downto 4) <= ASCII to hex (out slv);
 91
                      elsif(i = 4) then
 92
                           expected(3 downto 0) <= ASCII to hex(out slv);</pre>
                       end if;
 93
 94
                   end loop;
 95
                   clk <= '1';
 96
                   wait for 10 ns;
 97
 98
 99
                   if (expected /= data out) then
                       write(WriteBuf, string'("ERROR: USR failed"));
100
101
                      write(WriteBuf, string'("expected = "));
102
                      write(WriteBuf, expected);
103
                      write(WriteBuf, string'(", data out = "));
104
                      write(WriteBuf, data out);
105
106
                      writeline(Output, WriteBuf);
107
                      ErrCnt := ErrCnt + 1;
108
                   end if:
109
              end loop;
```

```
111
              file close (input file);
112
              file close(output file);
113
114
              if (ErrCnt = 0) then
115
                   report "SUCCESS!!! USR Test Completed";
116
              else
117
                   report "The USR device is broken" severity warning;
118
              end if;
119
120
          end process stimulus;
121
      end test;
```

### Testing Purposes Only

- Test benches are used for testing purposes only
- A test bench <u>cannot</u> be synthesized and placed onto an FPGA or CPLD
- A test bench can reference from or pull in values from outside files such as text files

#### **Developing Test Benches**

- Test benches can be coded completely from scratch
- Xilinx ISE tool set will get you a Test Bench skeleton to work from
- You can code the test benches using Notepad++, Quartus, ModelSIM, or Xilinx ISE
- Look at the test benches located in the reference section for some examples of different styles of test benches

#### Summary

- Test benches are used to test a VHDL design
- Tools such as Altera's ModelSIM and Xilinx's ISE allow you to run your test bench
- Test benches <u>cannot</u> be placed onto a FPGA or CPLD
- Test benches can be written using several different tool sets