Module 2

VHDL Data Types

Data Types

- As in any other programming language VHDL contains different data types.
- In VHDL there are 4 different Data classes




Signals

 An object with the current value and projected values


The projected values can be changed as many

times as desired




Variables

- An object with only a current value
- Variable values can be changed as many times as desired
- Variables go away after synthesis



Files

- An object that consists of a sequence of values
- These are only used in test benches




Libraries

- Library IEEE;
 - IEEE.std_logic_1164.all;
 - Allows the use of type "std_logic"
 - Allows the use of type "std_logic_vector"
 - IEEE.numeric_std.all;
 - Allows the use of type "unsigned"
 - Allows the use of type "signed"

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.numeric_std.all;
Example of VHDL code
```

Different Data Types

- std_logic_vector
- std_logic
- signed
- unsigned
- integer
- boolean
- constant
- signal
- port
- generic
- user defined



std_logic_vector

- Defined in package STD_LOGIC_1164
- A "std_logic_vector" is a binary representation of a number.
- For example:

```
signal inputs : std_logic_vector(2 downto 0);
signal outputs : std_logic_vector(1 downto 0);
inputs -> 0 0 0

outputs -> 0 0
```

std_logic

- A "std_logic" type is either a logic "1" or a logic "o".
- Defined in package STD_LOGIC_1164

```
signal shift : std logic;
```

A standard logic data type is a single binary bit

shift ->



signed

- Declared in package NUMERIC_STD
- Is an array of std_logic
- Type signed is interpreted as a signed binary number in twos complement form
- The left most (MSB) is the signed bit (1 = negative, o = positive)

```
-- Set signal A to -5
signal A :signed(3 downto 0) := '1101';

-- Set signal B to +5
signal B :signed(3 downto 0) := '0101';
```

unsigned

- Declared in package NUMERIC_STD
- Is an array of std_logic
- Type signed is interpreted as a std_logic_vector but has different operators available
- Can only represent positive numbers
- The left most bit is the MSB

```
-- Set signal A to 13
signal A :unsigned(3 downto 0) := '1101';

-- Set signal B to 5
signal B :unsigned(3 downto 0) := '0101';
```


integer

- Declared in package STANDARD
- Has values that are whole numbers in a specified range

```
-- data signals
constant maxcount
                            : integer := input size - 1;
                            : unsigned(input size - 1 downto 0) := (others => '0');
signal input 1 reg
                            : unsigned(input size downto 0) := (others => '0');
signal sum
                             . unsigned(2*input size - 1 downto 0) := (others => '0');
signal product req
signal count
                             : integer range 0 to maxcount + 1 := 0;
signal start count lead
                            : std logic := '0',
signal start count follow
                            : std logic := '0';
signal start count
                            : std logic := '0';
                                                               No decimals!
```

boolean

- Declared in package STANDARD
- Can be either a 1 or o, true or false



constant

 An object whose value cannot be changed after it is initially specified

```
-- constant value always = to 50 constant count :integer := 50;
```

port

Used to define your input and output user interface signals

Located in the entity section of your VHDL

design

generic

- Allow a design entity to be altered by the choice of these values
- They are typically an integer or Boolean value

User defined

Typically used in state machines

```
type state_type is(init, load, right_shift, done);
signal state, nxt_state : state_type;
```

Example

```
-- Behaviorial Full Adder
                                                           26
                                                                adder proc : process(inputs)
                                                           27
                                                                 begin
      library IEEE;
      use IEEE.STD LOGIC 1164.ALL;
 3
                                                           28
                                                                      case inputs is
 4
                                                           29
                                                                          when "000" =>
    entity Full Adder 2 is
                                                           30
                                                                              outputs <= "00";
 6
    port (
                                                                          when "001" =>
                                                           31
 7
                     : out std logic;
                                                                              outputs <= "01";
                                                           32
                      : out std logic;
          C out
                                                                          when "010" =>
                                                           33
 9
                      : in std logic;
          х
                                                           34
                                                                              outputs <= "01";
                      : in std logic;
10
                                                           35
                                                                          when "011" =>
          Cin
11
                     : in std logic);
                                                           36
                                                                              outputs <= "10";
12
     end Full Adder 2;
                                                           37
                                                                          when "100" =>
13
                                                           38
                                                                              outputs <= "01";
14
    architecture behavior of Full Adder 2 is
                                                                          when "101" =>
                                                           39
15
                                                                              outputs <= "10";
                                                           40
16
      signal inputs : std logic vector(2 downto 0);
                                                                          when "110" =>
                                                           41
17
      signal outputs : std logic vector(1 downto 0);
                                                           42
                                                                              outputs <= "10";
18
                                                           43
                                                                          when "111" =>
19
    -begin
                                                                              outputs <= "11";
                                                           44
20
                                                           45
                                                                          when others =>
21
      -- Combine inputs & outputs into std logic vector
                                                           46
                                                                              outputs <= (others => 'X');
22
      inputs <= C in & x & y;
23
      C out <= outputs(1);
                                                           47
                                                                      end case:
      S <= outputs(0);
24
                                                                 end process adder proc;
                                                           48
25
                                                           49
                                                                  end behavior:
```

Synthesis

- Synthesis is when your VHDL design is "synthesized" by the specific programmable logic devices tool to be placed onto the target FPGA / CPLD/ etc...
- Synthesis simply put is taking your VHDL design and formatting it so that the FPGA or CPLD knows which gates to place and where to place them.

Summary

Signed values are used to represent negative values.

Std_logic_vectors are binary values that allow you to manipulate bits individually.

Items placed in the Generic section will not show up as in input or output.

Types need to match when performing operations.

Std_logic_vector + Unsigned is not allowed.