Module 5

VHDL Coding Styles

Organization

TWITE	Date Invalled	1,700
Counter_1	10/23/2014 5:27 PM	File folder
Counter_2	10/23/2014 10:49	File folder
₩ Dff_1	10/6/2014 9:31 PM	File folder
→ Dff_2	10/6/2014 9:39 PM	File folder
Dff_compare	10/7/2014 5:00 PM	File folder
→ Hex_to_7_Seg	11/3/2014 9:24 PM	File folder
latch_1	10/30/2014 5:14 PM	File folder
latch_2	10/30/2014 5:14 PM	File folder
LFSR_18	10/23/2014 5:45 PM	File folder
LFSR_71	11/4/2014 3:34 PM	File folder
Mem_Demo	11/24/2014 1:08 PM	File folder
Memory_1	11/4/2014 3:34 PM	File folder
Memory_2	11/24/2014 7:16 PM	File folder
Mult_1	11/20/2014 4:02 PM	File folder
P_Load_1	10/30/2014 5:14 PM	File folder



Memory_2.tcl

Memory_2

test_Memory_2


Types of Coding styles

- Structural
 - Uses Component Instantiation
- Behavioral
 - Uses Process Statements
- Dataflow
 - Uses Boolean logic and concurrent signal assignments
- Mixed
 - Uses all three

Example - Full Adder

TRUTH TABLE (Full Adder - 1bit)

X	Y	Cin	Cout	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



Full Adder Behavioral

- A behavioral style architecture does not imply a specific hardware implementation.
- A behavioral style architecture simply tells the circuit how to behave.
- By using a behavioral style it allows the compiler to determine the specific hardware implementation.

Full Adder Behavioral

```
-- Combine inputs & outputs into std logic vector
     -- Full Adder
                                                                    inputs <= C in & x & y;
                                                               28
                                                                    C out <= outputs(1);
     -- Created by: Jordan Christman
                                                               29
                                                                    S <= outputs(0);
 4
                                                               31
    L-- Library's
                                                               32
                                                                   🛱 adder proc : process(inputs)
     library IEEE;
                                                               33
                                                                    begin
     use IEEE.STD LOGIC 1164.ALL;
                                                               34
                                                                        case inputs is
 8
                                                               35
                                                                            when "000" =>
     -- Entity declaration
                                                               36
                                                                                outputs <= "00";
   mentity Full Adder is
                                                               37
                                                                            when "001" =>
11 🛱
         port (
                                                               38
                                                                                outputs <= "01";
12
                    : out std logic;
                                                               39
                                                                            when "010" =>
           C out : out std logic;
13
                                                               40
                                                                                outputs <= "01";
                     : in std logic;
14
                                                               41
                                                                            when "011" =>
             y : in std logic;
15
                                                               42
                                                                                outputs <= "10";
16
             C in : in std logic);
                                                                            when "100" =>
                                                               43
17
    end Full Adder;
                                                               44
                                                                                outputs <= "01";
18
                                                               45
                                                                            when "101" =>
     -- Behavioural architecture (Easier to read)
                                                               46
                                                                                outputs <= "10";
   parchitecture behavior of Full Adder is
                                                               47
                                                                            when "110" =>
21
                                                                                outputs <= "10";
                                                               48
22
     signal inputs : std logic vector(2 downto 0);
                                                               49
                                                                            when "1111" =>
     signal outputs : std logic vector(1 downto 0);
23
                                                               50
                                                                                outputs <= "11";
24
                                                               51
                                                                            when others =>
   □begin
                                                               52
                                                                                outputs <= (others => 'X');
26
                                                               53
                                                                        end case;
                                                                   end process adder proc;
```

end behavior;

Full Adder Structural

```
marchitecture structure of adder 1 is
16
17
18
         component full adder 1 is
19
             Port (
                 s : out std logic;
20
21
               c out : out std logic;
               x : in std logic;
22
23
                y : in std logic;
                c in : in std_logic
24
25
             );
26
         end component;
27
28
         signal carry : std logic vector(bit depth-1 downto 0);
29
         begin
30
31
         sum 0 : full adder 1 port map(s(0), carry(0), x(0), y(0), c in);
32
33
         full adders:
34
         for i in 1 to bit depth-1 generate
35
             sum x : full adder 1 port map(s(i), carry(i), x(i), y(i), carry(i-1));
         end generate full adders;
36
37
         c out <= carry(bit depth-1);
38
39
40
      end structure;
```

Full Adder Dataflow

- Data flow architecture tells the compiler how to implement the VHDL file by specifying the hardware at a gate level.
- Data Flow architecture describes how data flows through a system

```
architecture dataflow of Full_Adder_1 is

begin

C_out <= (C_in and (x xor y)) or (x and y);

S <= x xor y xor C_in;

end dataflow;</pre>
```

State Machines

- A state machine is a somewhat complex counter that can count out of order based on other control signals.
- The count of a state machine is usually referred to as the state.
- See an example of a state machine used in a change dispensing system, located in the references section

Summary

- When design VHDL files make sure to stay organized
- There are multiple different ways you can design a circuits architecture
- When you are coding a VHDL architecture make sure that you try to make it as readable as possible