#### CSED311 Lab5: Cache

#### Okkyun Woo


okkyun.w@postech.ac.kr

Contact the TAs at <a href="mailto:csed311-ta@postech.ac.kr">csed311-ta@postech.ac.kr</a>



# **Data cache in Pipelined CPU**


Uses a blocking data cache instead of a "magic memory"






### **Data flow**

Cache fetches data from the memory






# Signals to / from the cache






- ready represents the status of the cache
  - If ready is true => cache is ready to accept request
  - If ready is false => cache is busy bringing data from the memory
    - valid is false
    - Cache cannot accept a request currently (try later)
    - Need to stall the pipeline






- data represents data
  - Ignore data when valid is false







- is\_hit represents whether a cache hit occurs
  - If a cache miss occurs, stall the pipeline
    - Even if ready is true





- Pipeline is not stalled only when:
  - ready, is\_hit and valid are true








# Data cache design

■ The size of a cache line (block) is 16 bytes



# sets	# ways	Block offset 0	Block offset 1	Block offset 2	Block offset 4
Set 0	Way 0	4B	4B	4B	4B
	Way 1				
	•••				



# Data cache design

- Asynchronous read:
  - valid, data, is hit
- Synchronous write
  - Writes to the cache line (from both CPU and memory) should be synchronous
- Write-back, write-allocate
  - Read data from the memory if a write miss occurs




## Data cache design

- Replacement policy
  - Choose any way except for MRU way
- Structure
  - Choose between direct-mapped or set-associative (extra point) but not fully-associative
  - Size: 256 Bytes (data bank)
  - You are free to define # of ways and sets
- Each cache line should have:
  - Valid bit
  - Dirty bit
  - Bits for replacement
  - ..



# **Matrix data layout**

- Memory layout of the matrix (row-major order)
  - Assume each element of the matrix is 4 B
  - Assume cache line size is 16 B



address	data
0x00	
0x04	
0x08	
0х0с	
0x10	
0x14	
0x18	
0x1c	





cache




# **Matrix multiplication**

- Naïve implementation
  - Is this cache-friendly? No. Why?










# **Matrix multiplication**

- Tiled implementation
  - Is this cache-friendly? If yes, why?










## **Matrix multiplication**

- Tiled implementation
  - Is this cache-friendly? If yes, why?
  - Reuse data (in the cache) as much as possible within each tile
    - The tile size is set to the cache line size









### **Submission**

- Implementation (Deadline: 9:00am, 5/28)
  - Blocking data cache
    - Direct-mapped (no extra credit)
    - N-way associative cache (Full extra credit + 3)
  - You need to follow the rules described in lab\_guide.pdf
- Report (Deadline: 23:59, 5/28)
  - The design of the cache
    - Direct-mapped or associative cache
  - Analyze cache hit ratio
    - If you implement associative cache, compare it with direct-mapped cache
    - Explain your replacement policy
    - Naïve matmul vs optimized matmul
    - Why is the cache hit ratio different between two matmul algorithms?
    - What happens to the cache hit ratio if you change the # of sets and # of ways?



#### **Submission**

- Implementation file format
  - .zip file name: Lab5\_{team\_num}\_{student1\_id}\_{student2\_id}.zip
  - Contents of the zip file (only \*.v):
    - cpu.v
    - •
    - Do not include top.v, InstMemory.v, DataMemory, RegisterFile.v, and CLOG2.v
- Report file format
  - Lab5\_{team\_num}\_{student1\_id}\_{student2\_id}.pdf

