

# CEK8903\_PIQ\_DDR4\_ONBOARD

*PHYTIUM*  
*CONFIDENTIAL*

## CONTENTS

Page	Index	Page	Index	Page	Index
1	COVER_PAGE				
2	USB3.0 HUB				
3	System_Block				
4	Power_Block				
5	CPU_MCU				
6	CPU_SERDES				
7	CPU_GPIO_1				
8	CPU_GPIO_2				
9	CPU_POWER				
10	CPU_VSS				
11	DDR4_Onboard				
12	PCIE_CLKGEN				
13	MiniPCIE				
14	CONN_USB_A				
15	DP2HDMI				
16	SGMII_ETHERNET				
17	SGMII1_ETHERNET				
18	WiFi&BT				
19	eMMC&SD				
20	AUDIO_CODEC				
21	CONN_MISC				
22	PWR_VCORE				
23	PWR_VDDQ&VPP&VTT				
24	PWR_P0V8&P1V8&P3V3				
25	PWR_P5V&P12V				



CEK8903-PIQ

COVER\_PAGE

Size  
Custom





Document Number  
SCH20221128


Rev  
V1


Date: Monday, May 06, 2024

Sheet 1 of 25

USB3.0 HUB x4 PORTS











包含一个x4和3个x1PCIE控制器,可用  
作1个x4、1个x2+2个x1或4个x1



可用作x1PCIE


可用作x1PCIE




CEK8903-PIQ包含了4个MAC控制器MAC0/1支持XFI和SGMII;  
MAC2/3支持SGMII和RGMII,且共用MDIO。

MDIO管理接口与MAC端口对应关系


MDIO管理接口	MAC端口类型
MDIO0/MDC0	SGMII0
MDIO1/MDC1	SGMII1
MDIO2/MDC2	SGMII2/RGMII0
MDIO3/MDC3	SGMII3/RGMII1


























除ECC外，每个slice之间可以交换




端接电阻线序根据实际走线可调整


对应手册，C203电容由22nF修改为10nF




放至最后一个颗粒末端



# MiniPCle(4G/5G/AI/LORA)




[illegible]














## QSPI BIOS





A1	NC1	G1
A2	NC2	G2
A8	NC50	G3
A9	NC51	G12
A10	NC52	G13
A11	NC53	G14
A12	NC6	H1
A13	NC55	H2
A14	NC56	H3
B1	NC9	H12
B7	NC10	H13
B8	NC59	H14
B9	NC12	J1
B10	NC13	J2
B11	NC14	J3
B12	NC15	J12
B13	NC16	J13
B14	NC17	J14
C1	NC18	K1
C3	NC19	K2
C5	NC20	K3
C6	NC21	K12
C7	NC22	K13
C8	NC23	K14
C10	NC24	L1
C11	NC25	L2
C12	NC26	L3
C13	NC27	L12
C14	NC28	L13
D1	NC29	L14
D2	NC30	M1
D3	NC31	M2
D4	NC32	M3
D12	NC33	M7
D13	NC34	M8
D14	NC35	M9
E1	NC36	M10
E2	NC37	M11
E3	NC38	M12
E12	NC39	M13
E13	NC40	M14
E14	NC41	N1
F1	NC42	N3
F2	NC43	N6
F3	NC44	N7
F12	NC45	N8
F13	NC46	N9
F14	NC47	N10
K7	NC48	N11
K6	NC37	N12
E5	NC99	N13
A7	NC100	P1
E8	NC101	P2
E9	NC102	P7
F10	NC103	P8
G10	NC104	P9
K10	NC105	P11
P10	NC106	P12
	NC107	P13
	NC108	P14
	NC109	P14






SD0\_DET被占用，使用GPIO0\_4模拟








ESD靠近TF卡槽放置



1.8V IO:I2S\_MCLK,GPI0\_5 ,GPI01\_ 9 10










## 5V FAN







24 P3V3\_PG >> TP21 TP







```
Mode ---> PFM 1000KHz
Ilim ---> 9.5A
Tss ---> 1.14ms
```







本参考设计有复位按钮、上电复位、FPGA复位三种方式接入了CPU的POR\_RST:

1. 客户如需使用FPGA做LBC锁存或其它用途, 建议使用FPGA控制上电复位, 本设计有预留;
2. 无FPGA场景, 用户可以选择电源PG信号控制上电时序, 使用复位芯片上电复位;
3. 本设计与参考板对应, 为满足电源PG信号控制上电时序示例的同时, 验证LBC启动功能, 使用FPGA复位CPU (FPGA锁存需要优先CPU复位)。

