



ECE375

External Interrupt

TA: Dongjun Lee

School of Electrical Engineering and Computer Science
Oregon State University




External Interrupts



- Understand Interrupts
- Demonstrate BumpBot using external Interrupts
- Explore the ATmega128 datasheet
- BumpBot counts each whisker and displays on LCD

External Interrupts



External Interrupts







Interrupts Handling




Interrupts Handling



Interrupts Handling



Interrupts Handling



External Interrupts

- The External Interrupts are triggered by the INT7:0 pins.
- The External Interrupts can be triggered by a falling, a rising edge, or a low level.
 - EICRA (INT3:0) and EICRB (INT7:4)
 - PIND3:0 = INT3:0
 - PINE7:4 = INT7:4



External Interrupts

- The External Interrupts are triggered by the INT7:0 pins.
- The External Interrupts can be triggered by a falling, a rising edge, or a low level.
 - EICRA (INT3:0) and EICRB (INT7:4)
 - PIND3:0 = INT3:0
 - PINE7:4 = INT7:4



External Interrupts



- The External Interrupts are triggered by the INT7:0 pins.
- The External Interrupts can be triggered by a falling, a rising edge, or a low level.
 - EICRA (INT3:0) and EICRB (INT7:4)
 - PIND3:0 = INT3:0
 - PINE7:4 = INT7:4



External Interrupts

- The External Interrupts are triggered by the INT7:0 pins.
- The External Interrupts can be triggered by a falling, a rising edge, or a low level.
 - EICRA (INT3:0) and EICRB (INT7:4)
 - PIND3:0 = INT3:0
 - PINE7:4 = INT7:4





External Interrupt Control Register

Table 48. Interrupt Sense Control⁽¹⁾

ISCn1	ISCn0	Description
0	0	The low level of INTn generates an interrupt request.
0	1	Reserved
1	0	The falling edge of INTn generates asynchronously an interrupt request.
1	1	The rising edge of INTn generates asynchronously an interrupt request.

Note: 1. n = 3, 2, 1 or 0.

When changing the ISCn1/ISCn0 bits, the interrupt must be disabled by clearing its Interrupt Enable bit in the EIMSK Register. Otherwise an interrupt can occur when the bits are changed.

INT1 ← → INT0

```
ldi mpr, 0b0000_1010
sts EICRA, mpr
```

External Interrupt Mask Register

7	6	5	4	3	2	1	0
INT7	INT6	INT5	INT4	INT3	INT2	INT1	INT0

EIMSK

```
ldi mpr, 0b0000_0011
out EIMSK, mpr
```

Avoiding Queued Interrupts


The image illustrates a problem with queued interrupts using a circuit diagram and an oscilloscope waveform.

Circuit Diagram: A schematic shows a 3.3V supply connected to a resistor R1. The other end of R1 is connected to a switch S1. The switch S1 is controlled by a microcontroller (represented by a square symbol) and is connected to ground. This setup is used to generate a series of interrupts.

Oscilloscope Waveform: The waveform shows a series of sharp, narrow pulses (interrupts) occurring rapidly. The first two pulses are circled in red, and the label **EIFR** (End of Interrupt Flag Register) is placed below them, indicating that the interrupt flag is not cleared before the next interrupt occurs, leading to a queued interrupt.

The oscilloscope settings are: CH4 1.00V 100μs.

Avoiding Queued Interrupts



External Interrupt Flag Register

- Write “1” in order to clear EIFR
 - `ldi mpr, 0b0000_0011`
 - `out EIFR, mpr`

ATmega128 I/O registers

- ATmega128 I/O registers for External Interrupts
 - External Interrupt Control Register A – EICRA
 - External Interrupt Control Register B – EICRB
 - External Interrupt Mask Register – EIMSK
 - External Interrupt Flag Register – EIFR
 - sei ; set interrupt

Demo Check

- BumpBot Behavior using Interrupts
 - Need to avoid queued interrupts
- LCD displays two counters
 - Count Right/Left Whiskers
 - Implement clearing each counter
 - **Hint:** Use Bin2ASCII function in LCDDriver.asm to display decimal numbers.
 - It **must** be able to display both counters greater than 10.
 - Do **not** show any garbage data when increment/clear the counters.
- Implement 4 interrupts properly
 - INT0 and INT 1 for counting Right/Left Whiskers
 - INT2 and INT 3 for clearing Right/Left whisker counters

Checklists for Lab 6

- Demo Checklist
 - Standard BumpBot behavior observed
 - Actually used interrupts, not polling
 - Queued interrupts explicitly avoided
 - Nested interrupts not enabled
 - Correctly configured INT0 – INT3 to use falling-edge sense control
- Challenge Checklist
 - Correct alternating-whisker behavior
 - Correct repeated-whisker behavior

Questions?

