# 1. Description


## 1.1. Project

Project Name	g4-usonic-wind1
Board Name	NUCLEO-G474RE
Generated with:	STM32CubeMX 5.6.0
Date	04/12/2020

## 1.2. MCU

MCU Series	STM32G4
MCU Line	STM32G4x4
MCU name	STM32G474RETx
MCU Package	LQFP64
MCU Pin number	64

# 2. Pinout Configuration




# 3. Pins Configuration

Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP64	(function after		Function(s)	
	reset)			
1	VBAT	Power		
2	PC13	I/O	GPIO_EXTI13	B1 [blue push button]
3	PC14-OSC32_IN	I/O	RCC_OSC32_IN	
4	PC15-OSC32_OUT	I/O	RCC_OSC32_OUT	
5	PF0-OSC_IN	I/O	RCC_OSC_IN	
6	PF1-OSC_OUT	I/O	RCC_OSC_OUT	
14	PA2	I/O	LPUART1_TX	LPUART1_TX [STLINKV3E_VCP_RX]
15	VSS	Power		
16	VDD	Power		
17	PA3	I/O	LPUART1_RX	LPUART1_RX [STLINKV3E_VCP_TX]
19	PA5 *	I/O	GPIO_Output	LD2 [green led]
20	PA6	I/O	ADC2_IN3	
21	PA7	I/O	ADC2_IN4	
27	VSSA	Power		
29	VDDA	Power		
31	VSS	Power		
32	VDD	Power		
38	PC6	I/O	TIM8_CH1	
39	PC7	I/O	TIM8_CH2	
42	PA8	I/O	TIM1_CH1	
43	PA9	I/O	TIM1_CH2	
47	VSS	Power		
48	VDD	Power		
49	PA13	I/O	SYS_JTMS-SWDIO	T_SWDIO
50	PA14	I/O	SYS_JTCK-SWCLK	T_SWCLK
56	PB3	I/O	SYS_JTDO-SWO	T_SWO
63	VSS	Power		
64	VDD	Power		

<sup>\*</sup> The pin is affected with an I/O function

# 4. Clock Tree Configuration



Page 4

# 5. Software Project

## 5.1. Project Settings

Name	Value	
Project Name	g4-usonic-wind1	
Project Folder	D:\projects\g4-usonic-wind1	
Toolchain / IDE	STM32CubeIDE	
Firmware Package Name and Version	STM32Cube FW_G4 V1.2.0	

## 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	

# 6. Power Consumption Calculator report

#### 6.1. Microcontroller Selection

Series	STM32G4
Line	STM32G4x4
мси	STM32G474RETx
Datasheet	DS12288_Rev0

#### 6.2. Parameter Selection

Temperature	25
Vdd	3.0

#### 6.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


## 6.4. Sequence

Step	Step1	Step2
Mode	RUN	STOP1
Vdd	3.0	3.0
Voltage Source	Battery	Battery
Range	Range1-Boost	NoRange
Fetch Type	FLASH/DualBank/ART	NA
CPU Frequency	170 MHz	0 Hz
Clock Configuration	HSE BYP PLL	ALL CLOCKS OFF
Clock Source Frequency	4 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	29.5 mA	80.5 µA
Duration	0.1 ms	0.9 ms
DMIPS	213.0	0.0
Та Мах	124.25	129.98
Category	In DS Table	In DS Table

## 6.5. RESULTS

Sequence Time	1 ms	Average Current	3.02 mA
Battery Life	1 month, 16 days,	Average DMIPS	212.5 DMIPS
	9 hours		

#### 6.6. Chart



# 7. IPs and Middleware Configuration 7.1. ADC2

IN3: IN3 Differential

7.1.1. Parameter Settings:

ADCs\_Common\_Settings:

Mode Independent mode

ADC\_Settings:

Clock Prescaler Synchronous clock mode divided by 1 \*

Resolution ADC 12-bit resolution

Data Alignment Right alignment

Gain Compensation 0

Scan Conversion Mode Disabled

End Of Conversion Selection End of sequence of conversion \*

Low Power Auto WaitDisabledContinuous Conversion ModeDisabledDiscontinuous Conversion ModeDisabled

DMA Continuous Requests Enabled \*

Overrun behaviour Overrun data preserved

ADC\_Regular\_ConversionMode:

Enable Regular Conversions Enable
Enable Regular Oversampling Disable
Number Of Conversion 1

External Trigger Conversion Source Timer 3 Trigger Out event \*

External Trigger Conversion Edge Trigger detection on the rising edge

Rank 1

Channel Channel 3
Sampling Time 2.5 Cycles
Offset Number No offset

ADC\_Injected\_ConversionMode:

Enable Injected Conversions Disable

**Analog Watchdog 1:** 

Enable Analog WatchDog1 Mode false

**Analog Watchdog 2:** 

Enable Analog WatchDog2 Mode false

**Analog Watchdog 3:** 

Enable Analog WatchDog3 Mode false

#### 7.2. CORDIC

mode: Activated

#### 7.3. GPIO

#### 7.4. LPUART1

**Mode: Asynchronous** 

#### 7.4.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate 115200 \*

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

#### **Advanced Parameters:**

Data Direction Receive and Transmit

Single Sample Disable
Prescaler clock /1

Fifo Mode FIFO mode disable

Txfifo Threshold 1 eighth full configuration

Rxfifo Threshold 1 eighth full configuration

#### **Advanced Features:**

TX Pin Active Level Inversion

RX Pin Active Level Inversion

Disable

Data Inversion

Disable

TX and RX pins Swapping

Overrun

Enable

DMA on RX Error

MSB First

Disable

#### 7.5. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator Low Speed Clock (LSE): Crystal/Ceramic Resonator

7.5.1. Parameter Settings:

#### **System Parameters:**

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Disabled
Data Cache Enabled

Flash Latency(WS) 7WS (7 CPU cycle)

**RCC Parameters:** 

HSI Calibration Value 64
HSE Startup Timout Value (ms) 100
LSE Startup Timout Value (ms) 5000

**Power Parameters:** 

Power Regulator Voltage Scale 1 boost

**Peripherals Clock Configuration:** 

Generate the peripherals clock configuration TRUE

#### 7.6. SYS

**Debug: Trace Asynchronous Sw** 

**VREFBUF Mode: External voltage reference** 

Timebase Source: SysTick

mode: save power of non-active UCPD - deactive Dead Battery pull-up

#### 7.7. TIM1

Clock Source: Internal Clock
Channel1: Output Compare CH1
Channel2: Output Compare CH2

7.7.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value)

Counter Mode

Up

Dithering

Counter Period (AutoReload Register - 16 bits value)

Internal Clock Division (CKD)

No Division

Repetition Counter (RCR - 16 bits value) 0
auto-reload preload Disable

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Enable (Trigger delayed for master/slaves simultaneous start)

\*

Trigger Event Selection TRGO Enable (CNT\_EN) \*

Trigger Event Selection TRGO2 Reset (UG bit from TIMx\_EGR)

**Break And Dead Time management - BRK Configuration:** 

BRK State Disable
BRK Polarity High
BRK Filter (4 bits value) 0

**BRK Sources Configuration** 

- Digital Input Disable - COMP1 Disable - COMP2 Disable Disable - COMP3 - COMP4 Disable - COMP5 Disable - COMP6 Disable - COMP7 Disable

**Break And Dead Time management - BRK2 Configuration:** 

BRK2 State Disable
BRK2 Polarity High
BRK2 Filter (4 bits value) 0

**BRK2 Sources Configuration** 

- Digital Input Disable - COMP1 Disable - COMP2 Disable - COMP3 Disable Disable - COMP4 - COMP5 Disable - COMP6 Disable - COMP7 Disable

**Break And Dead Time management - Output Configuration:** 

Automatic Output State Disable
Off State Selection for Run Mode (OSSR) Disable
Off State Selection for Idle Mode (OSSI) Disable
Lock Configuration Off

**Clear Input:** 

Clear Input Source Disable

Pulse On Compare (Common for Channel 3 and 4):

Pulse Width Prescaler 0
Pulse Width 0

**Output Compare Channel 1:** 

Mode Toggle on match \*

Pulse (16 bits value) 1 \*

Disable Output compare preload **CH** Polarity High CH Idle State Reset

**Output Compare Channel 2:** 

Mode Toggle on match \*

Pulse (16 bits value) 1301 \* Output compare preload Disable **CH Polarity** High CH Idle State Reset

#### 7.8. TIM3

**Clock Source: Internal Clock** 

#### 7.8.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 0 Counter Mode Up Dithering Disable Counter Period (AutoReload Register - 16 bits value ) No Division Internal Clock Division (CKD)

auto-reload preload Disable

#### **Trigger Output (TRGO) Parameters:**

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO **Update Event \*** 

#### Pulse On Compare (Common for Channel 3 and 4):

Pulse Width Prescaler Pulse Width 0

#### 7.9. TIM8

**Clock Source : Internal Clock Channel1: Output Compare CH1 Channel2: Output Compare CH2** 

#### 7.9.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 0 Counter Mode Up
Dithering Disable
Counter Period (AutoReload Register - 16 bits value ) 1999 \*
Internal Clock Division (CKD) No Division
Repetition Counter (RCR - 16 bits value) 0

repetition doubter (NON = 10 bits value)

auto-reload preload Enable \*

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit)

Trigger Event Selection TRGO

Output Compare (OC4REF) \*

Trigger Event Selection TRGO2

Reset (UG bit from TIMx\_EGR)

#### **Break And Dead Time management - BRK Configuration:**

BRK State Disable
BRK Polarity High
BRK Filter (4 bits value) 0

**BRK Sources Configuration** 

Disable - Digital Input - COMP1 Disable - COMP2 Disable Disable - COMP3 - COMP4 Disable - COMP5 Disable - COMP6 Disable - COMP7 Disable

#### **Break And Dead Time management - BRK2 Configuration:**

BRK2 State Disable
BRK2 Polarity High
BRK2 Filter (4 bits value) 0

**BRK2 Sources Configuration** 

Disable - Digital Input - COMP1 Disable - COMP2 Disable - COMP3 Disable Disable - COMP4 Disable - COMP5 Disable - COMP6 - COMP7 Disable

#### **Break And Dead Time management - Output Configuration:**

Automatic Output State Disable
Off State Selection for Run Mode (OSSR) Disable
Off State Selection for Idle Mode (OSSI) Disable
Lock Configuration Off

**Clear Input:** 

Clear Input Source Disable

Pulse On Compare (Common for Channel 3 and 4):

Pulse Width Prescaler 0
Pulse Width 0

**Output Compare Channel 1:** 

Mode Toggle on match \*

Pulse (16 bits value) 1 \*

Output compare preload Disable
CH Polarity High
CH Idle State Reset

**Output Compare Channel 2:** 

Mode Toggle on match \*

Pulse (16 bits value)

Output compare preload

CH Polarity

CH Idle State

1301 \*

Disable

High

Reset

<sup>\*</sup> User modified value

# 8. System Configuration

# 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC2	PA6	ADC2_IN3	Analog mode	No pull-up and no pull-down	n/a	
	PA7	ADC2_IN4	Analog mode	No pull-up and no pull-down	n/a	
LPUART1	PA2	LPUART1_TX	Alternate Function Push Pull	No pull-up and no pull-down	Low	LPUART1_TX [STLINKV3E_VCP_RX]
	PA3	LPUART1_RX	Alternate Function Push Pull	No pull-up and no pull-down	Low	LPUART1_RX [STLINKV3E_VCP_TX]
RCC	PC14- OSC32_IN	RCC_OSC32_IN	n/a	n/a	n/a	
	PC15- OSC32_OU T	RCC_OSC32_O UT	n/a	n/a	n/a	
	PF0-OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PF1- OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
SYS	PA13	SYS_JTMS- SWDIO	n/a	n/a	n/a	T_SWDIO
	PA14	SYS_JTCK- SWCLK	n/a	n/a	n/a	T_SWCLK
	PB3	SYS_JTDO- SWO	n/a	n/a	n/a	T_SWO
TIM1	PA8	TIM1_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA9	TIM1_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM8	PC6	TIM8_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC7	TIM8_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
GPIO	PC13	GPIO_EXTI13	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	B1 [blue push button]
	PA5	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD2 [green led]

# 8.2. DMA configuration

DMA request	Stream	Direction	Priority
ADC2	DMA1_Channel1	Peripheral To Memory	Low

## ADC2: DMA1\_Channel1 DMA request Settings:

Mode: Circular \*

Peripheral Increment: Disable

Memory Increment: Enable \*

Peripheral Data Width: Half Word

Memory Data Width: Half Word

# 8.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Prefetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	0	0
DMA1 channel1 global interrupt	true	0	0
EXTI line[15:10] interrupts	true	0	0
PVD/PVM1/PVM2/PVM3/PVM4 interrupts through EXTI lines 16/38/39/40/41	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
ADC1 and ADC2 global interrupt	unused		
TIM1 break interrupt and TIM15 global interrupt	unused		
TIM1 update interrupt and TIM16 global interrupt	unused		
TIM1 trigger and commutation interrupts and TIM17 global interrupt	unused		
TIM1 capture compare interrupt	unused		
TIM3 global interrupt	unused		
TIM8 break interrupt	unused		
TIM8 update interrupt	unused		
TIM8 trigger and commutation interrupts	unused		
TIM8 capture compare interrupt	unused		
FPU global interrupt	unused		
LPUART1 global interrupt	unused		
CORDIC interrupt	unused		

<sup>\*</sup> User modified value

# 9. Predefined Views - Category view: Current



# 10. Software Pack Report